Abstract
This chapter describes “assume” and “restrict” statements and their usage for “static formal” (or “static functional”) and “constrained random” methodologies.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Mehta, A.B. (2020). “assume” and “restrict” for Simulation and Formal (Static Functional) Verification. In: System Verilog Assertions and Functional Coverage. Springer, Cham. https://doi.org/10.1007/978-3-030-24737-9_15
Download citation
DOI: https://doi.org/10.1007/978-3-030-24737-9_15
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-24736-2
Online ISBN: 978-3-030-24737-9
eBook Packages: EngineeringEngineering (R0)