Skip to main content
SpringerLink
Log in

Analysis of CMV Reduction Methods for Three-Level NPC Inverter Fed Induction Motor

  • Conference paper
  • First Online:
Advances in Decision Sciences, Image Processing, Security and Computer Vision (ICETE 2019)

Part of the book series: Learning and Analytics in Intelligent Systems ((LAIS,volume 4))

Included in the following conference series:

  • 1150 Accesses

Abstract

This paper presents the analysis and experimental validation of various Pulse width modulation (PWM) techniques for reducing Common mode voltage (CMV) of a three-level Neutral-Point Clamped (NPC) Voltage Source Inverter fed Induction motor. The various PWM techniques discussed in this paper are Phase Disposition Sinusoidal PWM (PDSPWM), Phase Opposite Disposition Sinusoidal PWM (PODSPWM), Conventional Space Vector PWM (CSVPWM) and Partial CMV reduction SVM (PRSVM). The performance analysis is done using CMV and Current Total Harmonic Distortion (THD). Phase Disposition Sinusoidal PWM technique is proven to have lesser current THD than Phase Opposite Disposition Sinusoidal PWM. Phase Opposite Disposition Sinusoidal PWM technique is proven to have lesser CMV than Phase Disposition Sinusoidal PWM. Partial CMV reduction SVM is shown to have lesser CMV than all the methods.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Gupta AK, Khambadkone AM (2007) A space vector modulation scheme to reduce common mode voltage for cascaded multilevel inverters. IEEE Trans Power Electron 22(5):1672–1681

    Article  Google Scholar 

  2. Loh PC, Holmes DG, Fukuta Y, Lipo TA (2003) Reduced common-mode modulation strategies for cascaded multilevel inverters. IEEE Trans Ind Appl 39(5):1386–1395

    Article  Google Scholar 

  3. Zhang H, Von Jouanne A, Dai S, Wallace AK, Wang F (2000) Multilevel inverter modulation schemes to eliminate common-mode voltages. IEEE Trans Ind Appl 36(6):1645–1653

    Article  Google Scholar 

  4. Lee YH, Kim RY, Hyun DS (1996) A novel PWM scheme for a three-level voltage source inverter with GTO thyristors. IEEE Trans Ind Appl 32(2):260–268

    Article  Google Scholar 

  5. Das S, Narayanan G (2011) Space vector based analysis and comparision of sinusoidal pulsewidth Modulation Schemes for a Three-Level Inverter. In: Proceedings of the 5th national power electronics conference (2011)

    Google Scholar 

  6. Zhou J, Li Z (2009) Research on multi-carrier PWM modulation strategies of three-level inverter. In: Power and energy engineering conference, APPEEC 2009, Asia-Pacific

    Google Scholar 

  7. Kim H, Lee H, Sul S (2001) A new PWM strategy for common mode voltage reduction in neutral-point-clamped inverter-fed AC motor drives. IEEE Trans. Ind. Applicant. 37:1840–1845

    Article  Google Scholar 

  8. TMS320x2833x, 2823x Enhanced Pulse Width Modulator (ePWM) Module Reference Guide by Texas Instruments

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad, Telangana, India

    R. Linga Swamy

  2. Department of Electrical and Electronics Engineering, Anurag Group of Institutions (Formerly C.V.S.R. College of Engineering), Ghatkesar, Medchal, Telangana, India

    R. Somanatham

Authors
  1. R. Linga Swamy
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Somanatham
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. Linga Swamy .

Editor information

Editors and Affiliations

  1. School of Computer Engineering, Kalinga Institute of Industrial Technology (KIIT) Deemed to be University, Bhubaneswar, Odisha, India

    Suresh Chandra Satapathy

  2. Department of CSE, CMR Technical Campus, Hyderabad, Telangana, India

    K. Srujan Raju

  3. Department of CSE, Osmania University, University College of Engineering, Hyderabad, Telangana, India

    K. Shyamala

  4. Department of ECE, Osmania University, University College of Engineering, Hyderabad, Telangana, India

    D. Rama Krishna

  5. Institute of Informatics and Telecommunications, Reshetnev Siberian State University of Science and Technology, Krasnoyarsk, Russia

    Margarita N. Favorskaya

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Linga Swamy, R., Somanatham, R. (2020). Analysis of CMV Reduction Methods for Three-Level NPC Inverter Fed Induction Motor. In: Satapathy, S.C., Raju, K.S., Shyamala, K., Krishna, D.R., Favorskaya, M.N. (eds) Advances in Decision Sciences, Image Processing, Security and Computer Vision. ICETE 2019. Learning and Analytics in Intelligent Systems, vol 4. Springer, Cham. https://doi.org/10.1007/978-3-030-24318-0_45

Download citation

Publish with us

Policies and ethics

Search

Navigation