Six Shades of AES
Recently there have been various attempts to construct light weight implementations of the AES-128 encryption and combined encryption/ decryption circuits [2, 13]. However no known lightweight circuit exists for AES-192 and AES-256, the variants of AES that use longer keys. Investing in lightweight implementations of these ciphers is important as we enter the post quantum era in which security is, by a rule of the thumb, scaled down to the square-root of the size of the keyspace. In this paper, we propose a single circuit that is able to offer functionalities of both encryption and decryption for AES-128/192/256. Our circuit operates on an 8-bit datapath and occupies around 3672 GE of area in silicon. We outline the challenges that presented themselves while performing the combinatorial optimization of circuit area and the methods we used to solve them.
Subhadeep Banik is supported by the Ambizione Grant PZ00P2_179921, awarded by the Swiss National Science Foundation (SNSF).
- 1.NIST Post-Quantum Cryptography Project. Available at https://csrc.nist.gov/Projects/Post-Quantum-Cryptography
- 3.Banik, S., Bogdanov, A., Regazzoni, F.: Atomic-AES v 2.0. In IACR eprint archive. Available at https://eprint.iacr.org/2016/1005.pdf
- 5.Beaulieu, R., Shors, D., Smith, J., Treatman-Clark, S., Weeks, B., Wingers, L.: The simon and speck families of lightweight block ciphers. In IACR eprint Archive. Available at https://eprint.iacr.org/2013/404.pdf
- 7.Borghoff, J., et al.: PRINCE - a low-latency block cipher for pervasive computing applications - extended abstract. In Asiacrypt 2012, LNCS, vol. 7658, pp. 208–225 (2012)Google Scholar
- 10.Datta, N., Nandi, M.: ELmD v1.0. Submission to the Caesar compedition. Available at https://competitions.cr.yp.to/round1/elmdv10.pdf
- 11.Dworkin, M.: Recommendation for Block Cipher Modes of Operation. NIST Special Publication 800–38A. Available at http://csrc.nist.gov/publications/nistpubs/800-38a/sp800-38a.pdf
- 13.Jean, J., Moradi, A., Peyrin, T., Sasdrich, P.: Bit-sliding: a generic technique for bit-serial implementations of spn-based primitives. In: Fischer, W., Homma, N. (eds.) CHES 2017. LNCS, vol. 10529, pp. 687–707. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-66787-4_33CrossRefGoogle Scholar