Skip to main content

An Efficient Approach Towards Formal Verification of Mixed Signals Using Feed-Forward Neural Network

  • Conference paper
  • First Online:
Cybernetics and Automation Control Theory Methods in Intelligent Algorithms (CSOC 2019)

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 986))

Included in the following conference series:

  • 476 Accesses

Abstract

The world of integrated has seen vast advancement and most of the semiconductor industries were focusing on analog and mixed signals circuits as it is cost effective solutions on a single chip i.e., system on chip (SoC). This advancement provides analog, digital, and essential mixed signal circuits are integrated on a semiconductor device, which is used to build any modern consumer electronic applications including smart devices. In order to verify or test the mixed signals traditional techniques are not encouraging because of cost, performance and production time. The formal verification is technique which provides the evident of conscious algorithms in a system with respect to formal methods. The demand of formal verification in system on chip (SoC) designs in context of both software and hardware is high because of its cost and accuracy. In this paper, the design of formal verification of mixed signals using Feed Forward Neural Network (FFNN) is analyzed. The design includes mixed signal module, FFNN implemented design, and formal verification for analyze the accuracy of the trained network. The training of FFNN network is performed by using Verilog HDL over Xilinx platform on low cost Artix-7 FPGA. From outcomes it is found that formal verification achieves 94.00% of accuracy with less processing time.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Bryant, R.E., et al.: Limitations and challenges of computer-aided design technology for CMOS VLSI. In: Proceedings of the IEEE 89.3, pp. 341–365 (2001)

    Article  Google Scholar 

  2. Erden, M.S., et al.: A review of function modeling: approaches and applications. Ai Edam 22(2), 147–169 (2008)

    Google Scholar 

  3. Zaki, M.H., Tahar, S., Bois, G.: Formal verification of analog and mixed-signal designs: a survey. Microelectron. J. 39(12), 1395–1404 (2008)

    Article  Google Scholar 

  4. Wielinga, B., Schreiber, G.: Configuration-design problem solving. IEEE Expert 12(2), 49–56 (1997)

    Article  Google Scholar 

  5. Gupta, S., Krogh, B.H., Rutenbar, R.A.: Towards formal verification of analog designs. In: Proceedings of the 2004 IEEE/ACM International Conference on Computer-Aided Design. IEEE Computer Society (2004)

    Google Scholar 

  6. Kundert, K., Chang, H.: Verifying all of an SOC-analog circuitry included. IEEE Solid-State Circ. Mag. 1(4), 26–32 (2009)

    Article  Google Scholar 

  7. Vidhya, D.S., Manjunath, R.: Research trends in formal verification process for analog and mixed signal design. Int. J. Comput. Appl. (0975 – 8887) 109(11), 1–6 (2015)

    Google Scholar 

  8. Vidhya, D.S., Ramachandra, M.: A novel design in formal verification corresponding to mixed signals by differential learning. In: Computer Science On-line Conference. Springer, Cham (2017)

    Google Scholar 

  9. Yang, X., et al.: Mixed-signal system-on-a-chip (SoC) verification based on systemVerilog model. In: 2013 45th Southeastern Symposium on System Theory (SSST). IEEE (2013)

    Google Scholar 

  10. Gang, P.: Behavioral modeling and simulation of analog/mixed-signal systems using Verilog-AMS. IEEE Youth Conference on Information, Computing and Telecommunication, YC-ICT 2009. IEEE (2009)

    Google Scholar 

  11. Harinarayan, G.S., et al.: Automated Full Chip SPICE simulations with self-checking assertions for last mile verification & first pass Silicon of mixed signal SoCs. In: 2016 29th IEEE International System-on-Chip Conference (SOCC). IEEE (2016)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to D. S. Vidhya .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Vidhya, D.S., Ramachandra, M. (2019). An Efficient Approach Towards Formal Verification of Mixed Signals Using Feed-Forward Neural Network. In: Silhavy, R. (eds) Cybernetics and Automation Control Theory Methods in Intelligent Algorithms. CSOC 2019. Advances in Intelligent Systems and Computing, vol 986. Springer, Cham. https://doi.org/10.1007/978-3-030-19813-8_4

Download citation

Publish with us

Policies and ethics