Skip to main content

Application Specific Reconfigurable SoC Interconnection Network Architecture

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 11479))

Abstract

Multi and many-core SoCs (System-on-Chip) are the key solutions to cater for extraordinary demands of high-performance embedded and other applications. It has become more critical with the limits on sub-nanometer technologies for chips that cannot be shrunk further. Network on Chip (NoC) is a scalable interconnection structure that can provide efficient solutions for on-chip interconnection problems of many-core SoCs such as re-configurability for application specific applications. Most of the existing reconfigurable NoCs improve performance of SoC in exchange of larger chip area and higher power. We present a new reconfigurable NoC having improved performance and power for variety of SoC applications. The synthesis and simulation results for our approach show higher performance by comparing our NoC architecture with the past on-chip interconnection structures.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   54.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Zhang, Z., Refauvelet, D., Greiner, A., Benabdenbi, M., Pecheux, F.: On-the-field test and configuration infrastructure for 2D-Mesh NoCs in shared-memory many-core architectures. IEEE Trans. VLSI Syst. 22(6), 1364–1376 (2014)

    Article  Google Scholar 

  2. Khan, G.N.: Efficient and low power NoC router architecture. In: Choi, J., Iniewski, K. (eds.) High-Speed and Low Power Technologies: Electronics and Photonics, pp. 211–251. CRC Press, Taylor & Francis (2018)

    Google Scholar 

  3. Stensgaard, M., Sparsø, J.: ReNoC: a network-on-chip architecture with reconfigurable topology. In: Proceedings 2nd ACM/IEEE International Symposium Networks-on-Chip (NOCS), Newcastle Upon Tyne, UK, pp. 55–64, April 2008

    Google Scholar 

  4. Chen, C.H.O., Park, S., Krishna, T., Subramanian, S., Chandrakasan, A.P., Peh, L.S.: SMART: a single-cycle reconfigurable NoC for SoC applications. In: Proceedings Design Automation and Test in Europe (DATE) Conference, Grenoble, pp. 338–343, March 2013

    Google Scholar 

  5. Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Application-aware topology reconfiguration for on-chip networks. IEEE Trans. on VLSI Systems 19(11), 2010–2022 (2011)

    Article  Google Scholar 

  6. Sarbazi-Azad, H., Zomaya, A.Y.: A reconfigurable on-chip interconnection network for large multicore systems. In: Sarbazi-Azad, H., Zomaya, A.Y. (eds.) Large Scale Network-Centric Distributed Systems, pp. 3–29. Wiley-IEEE Press (2014)

    Google Scholar 

  7. Suvorova, E., Sheynin, Y., Matveeva, N.: Reconfigurable NoC development with fault mitigation. In: Proceedings of the 18th Conference on Open Innovations Association and Seminar on Information Security and Protection of Information Technology, pp. 335–344 (2016)

    Google Scholar 

  8. Matos, J.M., et al.: Open cell library in 15 nm FreePDK technology. In: Proceedings of the International Symposium on Physical Design, pp. 171–178, March 2015

    Google Scholar 

  9. Dumitriu, V., Khan, G.N.: Throughput-oriented NoC topology generation and analysis for high performance SoCs. IEEE Trans. VLSI Syst. 17(10), 1433–1446 (2009)

    Article  Google Scholar 

  10. Concer, N., Bononi, L., Soulié, M., Locatelli, R., Carloni, L.P.: The connection-then-credit flow control protocol for heterogeneous multicore systems-on-chip. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 29(6), 869–882 (2010)

    Article  Google Scholar 

Download references

Acknowledgment

The authors acknowledge the financial support from Ryerson University and Computing System support from CMC microsystems.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Gul N. Khan .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Khan, G.N., Gharan, M.O. (2019). Application Specific Reconfigurable SoC Interconnection Network Architecture. In: Schoeberl, M., Hochberger, C., Uhrig, S., Brehm, J., Pionteck, T. (eds) Architecture of Computing Systems – ARCS 2019. ARCS 2019. Lecture Notes in Computer Science(), vol 11479. Springer, Cham. https://doi.org/10.1007/978-3-030-18656-2_24

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-18656-2_24

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-18655-5

  • Online ISBN: 978-3-030-18656-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics