Advertisement

Investigation of L2-Cache Interferences in a NXP QorIQ T4240 Multi-core Processor

  • Jonathan FishEmail author
  • Alfred Bognar
Conference paper
  • 511 Downloads
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11479)

Abstract

The CPU cache memory was invented to reduce access latency between the processor and the main memory. Instructions and data are fetched from a fast cache instead of a slow memory to save hundreds of cycles. But new kinds of cache interferences were introduced with the arise of multi-core technology.

Safety-critical systems and especially higher functional integrated systems in avionics require an assurance that interferences do not influence functionality to maintain certification capability. Furthermore, interferences caused by cache misses result in a decrease of the processors overall performance.

This paper focuses on the investigation of the L2 cache interferences of a modern commercial-of-the-shelf (COTS) PowerPC based processor as in to how and why they occur. The investigation regards to interferences caused by the multi-core design. In order to realise the problem, a comprehensive understanding of the underlying architecture and the principle function of cache is a necessary prerequisite.

A detailed analysis investigates vulnerabilities in the architecture before these are then exploited by the use of targeted memory arithmetic. A series of measurements performed by a simulation framework, reveals the extent to which these vulnerabilities can affect the runtime of applications.

The results clearly show that the design of a multi-core processor (SMT) not only brings benefits but also risks in terms of performance and runtime. Thus, interferences due to the multi-core design should be avoided if possible, especially given safety-critical guidelines.

References

  1. 1.
    Chang, J., Sohi, G.S.: Cooperative cache partitioning for chip multiprocessors, pp. 402–412 (2014).  https://doi.org/10.1145/2591635.2667188
  2. 2.
    Iyer, R., et al.: QoS policies and architecture for cache/memory in CMP platforms. SIGMETRICS Perform. Eval. Rev. 25–36 (2007).  https://doi.org/10.1145/1269899.1254886
  3. 3.
    Jahre, M., Grannaes, M., Natvig, L.: A quantitative study of memory system interference in chip multiprocessor architectures, pp. 622–629 (2009).  https://doi.org/10.1109/HPCC.2009.77
  4. 4.
    Kim, S., Chandra, D., Solihin, Y.: Fair cache sharing and partitioning in a chip multiprocessor architecture, pp. 111–122 (2004).  https://doi.org/10.1109/PACT.2004.15
  5. 5.
    NXP Freescale Semiconductor: AltiVec™ Technology Programming Interface Manual, rev. 0 (1999)Google Scholar
  6. 6.
    NXP Freescale Semiconductor: e6500 Core Reference Manual, rev. 0 (2014)Google Scholar
  7. 7.
    Stärner, J., Asplund, L.: Measuring the cache interference cost in preemptive real-time systems. SIGPLAN Not. 146–154 (2004).  https://doi.org/10.1145/998300.997184

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Hensoldt SensorsUlmGermany

Personalised recommendations