Skip to main content
SpringerLink
Log in

Human-Machine Interaction and Cognitronics

  • Chapter
  • First Online:
NANO-CHIPS 2030

Part of the book series: The Frontiers Collection ((FRONTCOLL))

Abstract

Robot applications currently being explored are in many cases characterised by greater levels of direct human robot interaction. Challenges for physical human-robot interaction comprise amongst others real-time monitoring of the interaction processes, the capability to infer motivations, predicting behaviour and reason about the environment in a closed-loop system that can initiate individualized interventions at the right time to improve interaction performance without sacrificing security. These systems require a dual design approach, which needs improved technical developments as well as integration of human aspects in human-machine interaction. This chapter focuses on embedded cognitive architectures based on nanoelectronics. Cognitronics deals with the systematic design of integrated circuits for the resource-efficient realisation of embedded cognitive systems. The aim is to equip technical products with cognitive abilities, so that besides increased functionality these become safer and more user-friendly.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 149.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. https://www.cit-ec.de/en. Retrieved 15 Nov 2019

  2. I. Kotseruba, J.K. Tsotsos, 40 years of cognitive architectures: core cognitive abilities and practical applications. Artif. Intell. Rev. (2018). https://doi.org/10.1007/s10462-018-9646-y

  3. U. Rückert, MEDIATRONICS—things that communicate and cooperate. in Proceedings of the International Conference Automatics and Informatics, Sofia (2003), pp. 9–12

    Google Scholar 

  4. J. Johnson, Designing with the Mind in Mind (Morgan Kaufman Publishers, 2010)

    Google Scholar 

  5. M. Simsek et al., 5G-Enabled tactile internet. IEEE Sel. Areas Commun. 34(3), 460–473 (2016)

    Article  Google Scholar 

  6. P.G. Fettweis, The tactile internet: applications and challenges. IEEE Veh. Technol. Mag. 9(1), 64–70 (2014)

    Article  Google Scholar 

  7. O. Saha, P. Dasgupta, A comprehensive survey of recent trends in cloud robotics architectures and applications. Robotics (2018)

    Google Scholar 

  8. J. Kirchmer, Neurorobotics—a thriving community and a promising pathway toward intelligent cognitive robots. Front. Neurorobotics 12, Article 42, (2018)

    Google Scholar 

  9. E.R. Caianiello, Is there a silicon way to intelligence? IEEE Micro 9(6), 75–76 (1989)

    Article  Google Scholar 

  10. C. Mead, M. Ismail (eds.) Analog VLSI Implementation of Neural Systems (Springer, Berlin 1989). ISBN 978-0-7923-9040-4

    Google Scholar 

  11. S. Furber, S. Temple, Neural Systems Engineering. J. R. Soc. Interface 4(13), 193–206 (2007)

    Article  Google Scholar 

  12. B. Sengupta et al., Action potential energy efficiency varies among neuron types in vertebrates and invertebrates. PLoS Computat. Biol (2010). https://doi.org/10.1371/journal.pcbi.1000840

  13. B. Höfflinger, in Chips 2020, vol. 1, Chap. 18 (Springer, 2012)

    Google Scholar 

  14. J. Marek et al., MEMS—mirco-electromechanical sensors for the internet of everything. in Chips 2020, vol. 2, Chap. 15, (Springer 2012)

    Google Scholar 

  15. http://doc.aldebaran.com/2-5/family/pepper_technical/index_pep.html. Retrieved 15 Nov 2019

  16. G. Palm et al., Neural associative memories, in Associative Processing and Processors, ed. by A. Krikelis, C.C. Weems (IEEE CS Press, Los Alamitos, 1997), pp. 307–326

    Google Scholar 

  17. J. Ax et al., The CoreVA-MPSoC: a many-core including tightly coupled shared and local data memories. IEEE Trans. Parallel Distrib. Syst. 29(5), 1030–1043 (2018)

    Article  Google Scholar 

  18. G. Sievers et al., The CoreVA-MPSoC: a multiprocessor platform for software-defined radio (2017). http://dx.doi.org/10.1007/978–3-319-49679-5_3

  19. B. Hübener et al., CoreVA: a configurable resource-efficient VLIW processor architecture. in Proceedings of the International Conference on Embedded and Ubiquitous Computation (2014), pp. 9–16

    Google Scholar 

  20. S. Lütkemeier et al., A 65 nm 32 b subthreshold processor with 9T multi-Vt SRAM and adaptive supply voltage control. IEEE J. Solid-State Circuits 48(1), 8–19 (2013)

    Article  ADS  Google Scholar 

  21. G. Sievers et al., Design-space exploration of the configurable 32 bit VLIW processor CoreVA for signal processing applications. in Proceedings of NORCHIP (2013), pp. 1–4

    Google Scholar 

  22. M. Vohrmann et al., A 65 nm standard cell library for ultra-low-power applications. in Proceedings of the European Conference on Circuit Theory and Design (2015), pp. 1–4

    Google Scholar 

  23. G. Sievers et al., Evaluation of interconnect fabrics for an embedded MPSoC in 28 nm FD-SOI. in Proceedings of the IEEE International Symposium on Circuits and Systems (2015), pp. 1925–1928

    Google Scholar 

  24. T. Jungeblut et al., Design space exploration for memory subsystems of VLIW architectures. in Proceedings of the 5th IEEE International Conference on Networking, Architecture and Storage (2010), pp. 377–385

    Google Scholar 

  25. G. Sievers et al, Comparison of shared and private L1 data memories for an embedded MPSoC in 28 nm FD-SOI. in Proceedings of the International Symposium on Embedded Multicore/Many-core Systems-on-Chip (2015), pp. 175–181

    Google Scholar 

  26. J. Ax et al., Comparing synchronous, mesochronous and asynchronous NoCs for GALS based MPSoC. in Proceedings of IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (2017)

    Google Scholar 

  27. W. Kelly et al., A communication model and partitioning algorithm for streaming applications for an embedded MPSoC. in Proceedings of the International Symposium on System-on-Chip (2014), pp. 1–6

    Google Scholar 

  28. M. Flasskamp et al., Performance estimation of streaming applications for hierarchical MPSoCs. in Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation, Article No. 3 (2016)

    Google Scholar 

  29. M. Porrmann et al., RAPTOR—a scalable platform for rapid prototyping and FPGA-based cluster computing. in Parallel Computing: From Multicores and GPU’s to Petascale, Advances in Parallel Computing, (IOS press 2010), pp. 592–599

    Google Scholar 

  30. http://www.darpa.mil/Our_Work/DSO/Programs/Systems_of_Neuromorphic_Adaptive_Plastic_Scalable_Electronics_%28SYNAPSE%29.aspx

  31. http://lifelongml.org/. Retrieved 15 Nov 2019

  32. U. Ramacher, C. von der Marlsburg (eds.), On the Construction of Artificial Brains (Springer, Berlin, 2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Bielefeld University, Bielefeld, Germany

    Ulrich Rueckert

Authors
  1. Ulrich Rueckert
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ulrich Rueckert .

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering, Stanford University, Stanford, CA, USA

    Boris Murmann

  2. Sindelfingen, Baden-Württemberg, Germany

    Bernd Hoefflinger

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Rueckert, U. (2020). Human-Machine Interaction and Cognitronics. In: Murmann, B., Hoefflinger, B. (eds) NANO-CHIPS 2030. The Frontiers Collection. Springer, Cham. https://doi.org/10.1007/978-3-030-18338-7_28

Download citation

Publish with us

Policies and ethics

Search

Navigation