Abstract
AI (Artificial Intelligence) is all about possessing a high volume of unstructured data and then needing to process it at high speed. DRAM today is the technology of choice for memory in such AI systems. Yet, DRAM’s high energy per bit and the diminishing scaling of DRAM represent a real challenge for the AI system’s future. This chapter covers solutions utilizing technologies similar to those currently used in 3D NAND for high speed memory.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
S. Mueller et al., Incipient ferroelectricity in Al-doped HfO2 thin films. Adv. Funct. Mater. 22(11), 2412–2417 (2012)
J. Müller et al., Ferroelectric hafnium oxide: a CMOS-compatible and highly scalable approach to future ferroelectric memories, in 2013 IEEE International Electron Devices Meeting (IEEE, 2013)
H.C. Wann, C. Hu, High-endurance ultra-thin tunnel oxide in MONOS device structure for dynamic memory application. IEEE Electron Device Lett. 16(11), 491–493 (1995)
H.I. Hanafi et al., A scalable low power vertical memory, in Proceedings of International Electron Devices Meeting (IEEE, 1995)
K. Tsunoda et al., Ultra-high speed direct tunneling memory (DTM) for embedded RAM applications, in Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004 (IEEE, 2004)
Patents: US 7,848,148, US 8,705,278
Patents: US 6,249,460, US 6,639,835, US 6,730,960
J. Cooke, Flash Memory 101: An Introduction to NAND Flash. EE Times, 20 Mar 2006
Patents: US 8,203,187, US 8,426,294
Patents: US 10,014,318 and PCT application WO 2017/053329
Patents: US 9,842,651, US 9,892,800, US 9,911,497
Patent application: WO/2018/144957
S.-J. Choi et al., Performance breakthrough in NOR flash memory with dopant-segregated Schottky-barrier (DSSB) SONOS devices, in 2009 Symposium on VLSI Technology (IEEE, 2009)
S.-J. Choi et al., A novel TFT with a laterally engineered bandgap for of 3D logic and flash memory, in 2010 Symposium on VLSI Technology (IEEE, 2010)
C.-H. Shih et al., Source-side injection Schottky barrier flash memory cells. Semicond. Sci. Technol. 24(2), 025013 (2009)
C.-H. Shih et al., Schottky barrier silicon nanowire SONOS memory with ultralow programming and erasing voltages. IEEE Electron Device Lett. 32(11), 1477–1479 (2011)
Y. Noh et al., Synaptic devices based on 3-D AND flash memory architecture for neuromorphic computing, in IEEE International Memory Workshop (IMW) (2019)
H.-T. Lue et al., A novel 3D AND-type NVM architecture capable of high-density, low-power in-memory sum-of-product computation for artificial intelligence application, in 2018 IEEE Symposium on VLSI Technology (IEEE, 2018)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Or-Bach, Z. (2020). High-Speed 3D Memories Enabling the AI Future. In: Murmann, B., Hoefflinger, B. (eds) NANO-CHIPS 2030. The Frontiers Collection. Springer, Cham. https://doi.org/10.1007/978-3-030-18338-7_10
Download citation
DOI: https://doi.org/10.1007/978-3-030-18338-7_10
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-18337-0
Online ISBN: 978-3-030-18338-7
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)