Skip to main content
SpringerLink
Log in

Phase Locked Loop PLL-Based Frequency Synthesizers: A General Overview

  • Conference paper
  • First Online:
Proceedings of the 4th Brazilian Technology Symposium (BTSym'18) (BTSym 2018)

Part of the book series: Smart Innovation, Systems and Technologies ((SIST,volume 140))

Included in the following conference series:

  • 1061 Accesses

Abstract

This work summarizes the operating features for type II second-order Phase-Locked Loop (PLL)-based Frequency Synthesizers (FS) from the set of equations of linear dynamic modeling for defining the corresponding block level and system level transfer functions and developing the reference design equations for the Low Pass Filter (LPF) components sizing.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Reinhardt, V., Gould, K., McNab, K., Bustamante, M.: A short survey of frequency synthesizer techniques. In: 40th annual frequency control symposium (1986)

    Google Scholar 

  2. Farazian, M.: Fast Hopping Frequency Generation in Digital CMOS. Springer Science + Business Media (2013)

    Google Scholar 

  3. Sánchez-Sinencio, E., Shu, K.: CMOS PLL Synthesizers Analysis and Design. Springer (2005)

    Google Scholar 

  4. Razavi, B.: RF Microelectronics. Prentice-Hall PTR (1998)

    Google Scholar 

  5. Razavi, B.: Design of Analog CMOS Integrated Circuits. Tata McGraw-Hill (2002)

    Google Scholar 

  6. Plett, C., Rogers, J.W.M.: Radio Frequency Integrated Circuit Design. Artech House (2010)

    Google Scholar 

  7. Gardner, F.M.: Charge-pump phase-lock loops. IEEE Trans. Commun. (1980)

    Google Scholar 

  8. Hsieh, G.C., Hung, J.C.: Phase-locked loop techniques—a survey. IEEE Trans. Ind. Electron. 43 (1996)

    Google Scholar 

  9. Moon, S.T., Valero-López, A.Y., Sánchez-Sinencio, E.: Fully-integrated frequency synthesizers: a tutorial. Int. J. High Speed Electron. Syst. (2011)

    Google Scholar 

  10. Best, R.E.: Phase-Locked Loops Design, Simulation and Applications. McGraw-Hill (2007)

    Google Scholar 

  11. Singh, M., Ranjan, S.M., Ali, Z.: A study of different oscillator structures. Int. J. Innov. Res. Sci. Eng. Technol. 3 (2014)

    Google Scholar 

  12. Singh, S.K., Bhattacharyya, T.K., Dutta, A.: Fully integrated CMOS frequency synthesizer for ZigBee applications. In: 18th International Conference on VLSI Design (2005)

    Google Scholar 

  13. Gupta, J., Sangal, A., Verma, H.: High speed CMOS charge pump circuit for PLL applications using 90 nm CMOS technology. Middle-East J. Sci. Res. (2012)

    Google Scholar 

  14. Hsieh, G.C., Hung, J.C.: Phase-locked loop techniques—a survey. IEEE Trans. Ind. Electron. 43 (1996)

    Google Scholar 

  15. Banerjee, D.: PLL Performance, Simulation, and Design (2006)

    Google Scholar 

  16. Dabhi, R.A., Napgara, B.H.: A low power 1 MHz fully programmable frequency divider in 45 nm CMOS technology. IJIRST–Int. J. Innov. Res. Sci. Technol. 1 (2014)

    Google Scholar 

  17. Prasad, V., Sharma, C.: A review of phase locked loop. Int. J. Emerg. Technol. Adv. Eng. IJETAE 2 (2012)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Center of Information Technology Renato Archer (CTI), Campinas, Brazil

    R. N. S. Raphael & Saulo Finco

  2. University of Campinas (Unicamp), Campinas, Brazil

    Agord M. Pinto Jr. & Leandro T. Manera

Authors
  1. R. N. S. Raphael
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Agord M. Pinto Jr.
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Leandro T. Manera
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Saulo Finco
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. N. S. Raphael .

Editor information

Editors and Affiliations

  1. Faculty of Electrical and Computing Engineering, University of Campinas, Campinas, São Paulo, Brazil

    Yuzo Iano

  2. Faculty of Technology, University of Campinas, Campinas, São Paulo, Brazil

    Rangel Arthur

  3. Divisão de Engenharia Eletrônica, Instituto Tecnológico de Aeronáutica ITA, São José dos Campos, São Paulo, Brazil

    Osamu Saotome

  4. Universidade Federal Fluminense (UFF), Duque de Caxias, Rio de Janeiro, Brazil

    Vânia Vieira Estrela

  5. Faculty of Electrical and Computing Engineering, University of Campinas, Campinas, São Paulo, Brazil

    Hermes José Loschi

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Raphael, R.N.S., Pinto Jr., A.M., Manera, L.T., Finco, S. (2019). Phase Locked Loop PLL-Based Frequency Synthesizers: A General Overview. In: Iano, Y., Arthur, R., Saotome, O., Vieira Estrela, V., Loschi, H. (eds) Proceedings of the 4th Brazilian Technology Symposium (BTSym'18). BTSym 2018. Smart Innovation, Systems and Technologies, vol 140. Springer, Cham. https://doi.org/10.1007/978-3-030-16053-1_37

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-16053-1_37

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-16052-4

  • Online ISBN: 978-3-030-16053-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation