Abstract
This chapter will present the major building blocks that comprise the demonstrator prototype. Except for the I/O pads there was no use of ready-made cells, everything had to be designed from schematic capture to the final layout. Table 5.1 summarizes the logic cells and logic blocks that have been designed. Most of the blocks have been used in the design of the test chip however some blocks such as the static flip-flop with reset and the 10 bit frequency counter have not been used. The unused blocks are leftovers from previous iterations of the test chip where different testing methodologies were being evaluated.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Santos, M., Guilherme, J., Horta, N. (2019). Circuit and Layout Level Validation. In: Logarithmic Voltage-to-Time Converter for Analog-to-Digital Signal Conversion. Lecture Notes in Electrical Engineering, vol 558. Springer, Cham. https://doi.org/10.1007/978-3-030-15978-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-030-15978-8_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-15977-1
Online ISBN: 978-3-030-15978-8
eBook Packages: EngineeringEngineering (R0)