Skip to main content

Optimization of the Hardware Costs of Interpolation Converters for Calculations in the Logarithmic Number System

  • Conference paper
  • First Online:
Recent Research in Control Engineering and Decision Making (ICIT 2019)

Part of the book series: Studies in Systems, Decision and Control ((SSDC,volume 199))

Included in the following conference series:

  • 612 Accesses

Abstract

The logarithmic number system (LNS) is an advanced alternative to the widely known in a computer technology representation of floating-point numbers. It provides greater accuracy and speed of computation with a comparable range of representation of numbers. However, the widespread use of LNS is prevented by the need to apply interpolation to convert numbers from the traditional format and back, and to perform addition/subtraction operations. Known solutions are oriented to interpolation by a first-order polynomial, which does not allow the use of double or quadruple precision due to exponential growth of hardware costs. The work is devoted to minimizing hardware costs by optimizing the order of the interpolation polynomial and the interpolation step for computations over numbers of different width. The results of the work can be used to develop arithmetic devices that operate with numbers in the LNS and are optimized for the level of hardware costs.

The work was supported by the Russian Science Foundation, grant N 17-71-10043.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Swartzlander, E., Alexopoulus, A.: The sign/logarithm number system. IEEE Trans. Comput. 100, 1238–1242 (1975). https://doi.org/10.1109/t-c.1975.224172

    Article  MathSciNet  MATH  Google Scholar 

  2. Taylor, F.: An extended precision logarithmic number system. IEEE Trans. Acoust. Speech Signal Process. 31, 232–234 (1983). https://doi.org/10.1109/TASSP.1983.1164042

    Article  Google Scholar 

  3. Coleman, J.N., Softley, C.I., Kadlec, J.: The european logarithmic microprocesor. IEEE Trans. Comput. 57, 532–546 (2008). https://doi.org/10.1109/tc.2007.70791

    Article  MathSciNet  Google Scholar 

  4. Naziri, S., Ismail, R., Shakaff, A.: The design revolution of logarithmic number system architecture. In: 2014 2nd International Conference on Electrical, Electronics and System Engineering (ICEESE), pp. 5–10 (2014). https://doi.org/10.1109/iceese.2014.7154603

  5. Coleman, J.N., Ismail, R.: LNS with co-transformation competes with floating-point. IEEE Trans. Comput. 65, 136–146 (2016). https://doi.org/10.1109/TC.2015.2409059

    Article  MathSciNet  MATH  Google Scholar 

  6. Ismail, R., Coleman, J.N.: ROM-less LNS. In: 2011 IEEE 20th Symposium on Computer Arithmetic, pp. 43–51 (2011). https://doi.org/10.1109/arith.2011.15

  7. Ismail, R., Hussin, R., Murad, S.A.: Interpolator algorithms for approximating the LNS addition and subtraction: design and analysis. In: IEEE Transactions on Computers, pp. 174–179 (2012). https://doi.org/10.1109/iccircuitsandsystems.2012.6408336

  8. Tsiaras, G., Paliouras, V.: Logarithmic number system addition-subtraction using fractional normalization. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1325–1336 (2017). https://doi.org/10.1109/iscas.2017.8050569

  9. Ellaithy, D.M., El-Moursy, M.A., Ibrahim, G.H., Zaki, A., Zekry, A.: Double logarithmic arithmetic technique for GPU. In: 2017 12th International Conference on Computer Engineering and Systems (ICCES), pp. 974–982 (2018). https://doi.org/10.1109/icces.2017.8275335

  10. Osinin, I.P.: A modular-logarithmic coprocessor concept. In: Proceedings International Conference on High Performance Computing & Simulation (HPCS-2017), pp. 588–595 (2017). https://doi.org/10.1109/hpcs.2017.93

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ilya Osinin .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Osinin, I. (2019). Optimization of the Hardware Costs of Interpolation Converters for Calculations in the Logarithmic Number System. In: Dolinina, O., Brovko, A., Pechenkin, V., Lvov, A., Zhmud, V., Kreinovich, V. (eds) Recent Research in Control Engineering and Decision Making. ICIT 2019. Studies in Systems, Decision and Control, vol 199. Springer, Cham. https://doi.org/10.1007/978-3-030-12072-6_9

Download citation

Publish with us

Policies and ethics