Implementation of Beamforming for Large-Scale Circular Array Sonar Based on Parallel FIR Filter Structure in FPGA

  • Jun WangEmail author
  • Junsheng Jiao
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11338)


In this paper, the directivity of the circular array is analyzed, real-time beamforming algorithm of circular array in frequency domain similar to parallel FIR filter structure is proposed by using the characteristic of the same directivity in different directions and the characteristic of steer vector symmetry. The coefficients of parallel FIR (Finite Impulse Response) filters are constant, while the steer vector of each frequency in the beamforming algorithm is variable, so the coefficients (steer vector) of the beamforming parallel filter need to be dynamically changed according to the frequency points. For frequency domain beamforming of high frequency large-scale circular array sonar, this algorithm only needs two shift registers, complex multipliers which is half the number of elements used in beamforming and a few logic resources to calculate steer vector in FPGA (Field Programmable Gate Array), and the algorithm can run at a higher working frequency. The lake-trial result shows that this parallel algorithm satisfies the real-time requirements of high-frequency large-scale circular array sonar, and the sonar has good azimuth resolution and detection performance.


Circular array Directivity Beamforming Parallel structure FPGA 


  1. 1.
    Yeqiang, H., Tian, X., Zhou, F.: A real-time 3-D underwater acoustical imaging system. IEEE J. Oceanic Eng. 39(4), 620–629 (2014)CrossRefGoogle Scholar
  2. 2.
    Liua, Y., Maa, P., Cuia, H.: Design and development of FPGA-based high-performance radar data stream mining system. Procedia Comput. Sci. 55, 876–885 (2015)CrossRefGoogle Scholar
  3. 3.
    Wang, W., Liang, D., Wang, Z., Yu, H., Liu, Q.: Design and implementation of a FPGA and DSP based MIMO radar imaging system. Radioengineering 24(2), 518–526 (2015)CrossRefGoogle Scholar
  4. 4.
    Gutierrez, R., Valls, J.: Low-power FPGA-implementation of atan(Y/X) using look-up table methods for communication applications. J. Sign. Process. Syst. 56, 25–33 (2009)CrossRefGoogle Scholar
  5. 5.
    Cruza, J.F., Camacho, J., Brizuela, J., Moreno, J.M., Fritsch, C.: Modular architecture for ultrasound beamforming with FPGAs. In: International Congress on Ultrasonics AIP Conference Proceedings, vol. 1433, pp. 181–184 (2012)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2018

Authors and Affiliations

  1. 1.Science and Technology on Sonar LaboratoryHangzhou Applied Acoustics Research InstituteHangzhouChina

Personalised recommendations