Fault Injection Methodologies
Fault injection is a widely used method to evaluate fault effects and error mitigation in a design. While not a replacement for standard Radiation-Hardness Assurance methodologies, it can provide valuable information in a quick and inexpensive manner. Moreover, recent developments have improved performance by several orders of magnitude, thus enabling the realization of extremely large fault injection campaigns. Today, fault injection can be used to forecast the expected circuit behaviour in the occurrence of SEUs and SETs, validate error mitigation approaches and detect weak areas that require error mitigation. This chapter will review the most relevant fault injection methods, covering software-based techniques, simulation techniques and FPGA-based emulation techniques. Recent advances for SET and MCU emulation are presented.
KeywordsSoft error SEU SET MCU Single-event-induced charge sharing Fault injection FPGA emulation
This work was supported in part by the Spanish Ministry of Economy and Competitiveness under project ESP2015-68245-C4-1-P.
- 2.H. Ziade et al., A survey on fault injection techniques. Int. Arab J. Inf. Technol. 1(2), 171–186 (2004)Google Scholar
- 10.J. Aidemark, J. Vinter, P. Folkesson, J. Karlsson, GOOFI: Generic Object-Oriented Fault Injection Tool, in Proceedings of the International Conference on Dependable Systems and Networks (DSN'2001), July 2001Google Scholar
- 12.M. Alderighi, F. Casini, S. D’Angelo, M. Mancini, S. Pastore, G.R. Sechi, R. Weigand, Evaluation of single event upset mitigation schemes for SRAM based FPGAs using the FLIPPER fault injection platform, in Proceedings of 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 105–113, Sep. 2007Google Scholar
- 13.Soft Error Mitigation Controller V4.1 Product Guide, Xilinx Inc., White Paper PG036, Nov. 2014Google Scholar
- 14.L. Berrojo, F. Corno, L. Entrena, I. González, C. López, M. Sonza, G. Squillero, An industrial environment for high-level fault-tolerant structures insertion and validation, in IEEE VLSI test symposium, Monterrey, CA, May 2002Google Scholar
- 15.D. Gonzalez-Gutierrez, Single event upsets simulation tool functional description, ESA Report TEC-EDM/DCC-SST2, July 2004Google Scholar
- 16.M.G. Valderas, M.P. Garcia, R.F. Cardenal, C.L. Ongil, L. Entrena, Advanced simulation and emulation techniques for fault injection, in IEEE International Symposium on Industrial Electronics, pp. 3339–3344, 2007Google Scholar
- 17.L. Antoni, R. Leveugle, B. Feher, Using run-time reconfiguration for fault injection in HW prototypes, in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 245–253, 2002Google Scholar
- 18.M.A. Aguirre, J.N. Tombs, V. Baena, F. Muñoz-Chavero, A. Torralba, A. Fernandez-Leon, F. Tortosa, FT-UNSHADES: a new system for SEU injection, analysis and diagnostics over post synthesis netlist, in Proceedings of the NASA Military and Aerospace Programmable Logic Devices (MAPLD), Sep. 2005Google Scholar
- 19.J.M. Mogollon, H. Guzmán-Miranda, J. Nápoles, J. Barrientos, M.A. Aguirre, FTUNSHADES2: A novel platform for early evaluation of robustness against SEE, in 12th European Conference on Radiation and its Effects on Components and Systems, pp. 169–174, 2011Google Scholar