Abstract
In recent trend, optimization of power without degradation of performance is major concern in application areas like embedded systems digital image and signal processing. The proper selection of test pattern/test image is one of the major issues. Our motivation of this work is to reduce the total power dissipation and area overhead of a Test pattern generator. The proposed BIST uses Negative Edge triggered D-Flip flop (NEDFF) for random pattern generation. When compared to existing LFSR with regular D-FF, our Modified LFSR with NEDFF reduces the count of transistors extensively. BIST using NEDFF is implemented and simulated using Microwind tool with 90 nm technology. The result reveals that significant amount of total power consumption is reduced while testing a VLSI circuit with NEDFF.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kavitha A, Seetharaman G, Prabakar TN, Shrinithi S (2012) Design of low power TPG using LP-LFSR. In: 2012, IEEE International conference intelligent system modelling and simulation
Priya SHKP (2013) Test pattern generator (TPG) for low power logic built in self test (BIST). Int J Adv Res Electr Electron Instrum Eng 2(4)
Pandharpurkar NG, Ravi V (2015) Design of BIST using self-checking circuits for multipliers. Indian J Sci Technol 8(19)
Patil T, Dhankar A (2016) A review on power optimized TPG using LP-LFSR for low power BIST. In: IEEE sponsored world conference on futuristic trends in research and innovation for social welfare
Singh B, Khosla A, Bindra S (2009) Power optimization of linear feedback shift register (LFSR) for low power BIST. In: International advance computing conference, IACC 2009
Mishra B, Jain R, Saraswat R (2016) Low power BIST based multiplier design and simulation using FPGA. In: Conference on electrical, electronics and computer science (SCEECS), 2016
Thirunavukkarasu V, Saravanan R, Saminadan V (2016) Performance of low power BIST architecture for UART. In: International conference on communication and signal processing (ICCSP)
Acknowledgements
We would like to thank the management and principal of Sri Krishna college of Engineering and Technology, Coimbatore for providing the necessary facilities and support.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Anitha, P., Ramanathan, P., Vanathi, P.T. (2019). Modified Low-Power Built-in Self-test for Image Processing Application. In: Peter, J., Fernandes, S., Eduardo Thomaz, C., Viriri, S. (eds) Computer Aided Intervention and Diagnostics in Clinical and Medical Images. Lecture Notes in Computational Vision and Biomechanics, vol 31. Springer, Cham. https://doi.org/10.1007/978-3-030-04061-1_20
Download citation
DOI: https://doi.org/10.1007/978-3-030-04061-1_20
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-04060-4
Online ISBN: 978-3-030-04061-1
eBook Packages: EngineeringEngineering (R0)