Abstract
This paper is based on the design of a 6-bit, 2.5 GS/s flash analog-to-digital converter (ADC). Lower power consumption is a prime objective in this paper. As analog comparators are the basic building blocks of any ADC, this work makes an insight into static and dynamic latched analog comparators and also draws a comparison between different works based on various parameters. Thereafter, it uses the optimized design amongst these comparators for flash ADC design. Power-delay characteristics as well as noise parameters such as offset voltage and kickback noise of the comparators are calculated keeping 1 V supply and a detailed analysis is done. Simulations are made in CADENCE using 45 nm CMOS technology yielding a SNDR of 57.7 dB, SFDR of 61 dB and FoM of 15 fJ/conv-step at Nyquist frequency of 2.5 GHz with an input frequency of 20 MHz and supply voltage 1 V. The power consumption is seen to be 2.4 mW with INL and DNL of 0.4 LSB and 0.2 LSB at the sampling frequency of 2.5 GS/s.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Song, Y., Xue, Z., Xie, Y., Fan, S., Geng, L.: A 0.6-V 10-bit 200-kS/s fully differential SAR ADC with incremental converting algorithm for energy efficient applications. IEEE Trans. Circuits Syst. I 63, 449–458 (2016)
Tsai, T., Tai, H.Y., Tsai, P.Y., Tsai, C.H., Chen, H.S.: An 8 bit 700 MS/s 1 b/Cycle SAR ADC using a delay-shift technique. IEEE Trans. Circuits Syst. 63, 683–692 (2016)
Jayazkumar, A., Vishnu, K.: A 7-bit 500-MHz flash ADC. In: 2014 First International Conference on Computational Systems and Communications, pp. 75–79 (2014)
Weaver, S., Hershberg, B., Knierim, D., Moon, U.K.: A 6b stochastic flash analog-to-digital converter without calibration or reference ladder. In: Proceedings of IEEE ASSCC Digest of Technical Papers, pp. 373–376 (2008)
Daly, D., Chandrakasan, A.: A 6b 0.2-to-0.9 V highly digital flash ADC with comparator redundancy. In: Proceedings of IEEE ISSCC Digest of Technical Papers, pp. 554–635 (2008)
He, J., Zhan, S., Chen, D., Geiger, R.L.: Analyses of static and dynamic random offset voltages in dynamic comparators. IEEE Trans. Circuits Syst. I 56(5), 911–919 (2009)
Ellen, P.E.: CMOS Analog Circuit Design, pp. 3–42. Oxford University, New York (2006)
Johnson, M.G.: Static high speed comparator. US5488321 A (1995)
Wicht, B., Nirschl, T., Schmitt-Landsiedel, D.: Yield and speed optimization of a latch type voltage sense amplifier. IEEE J. Solid State Circuits 39, 1148–1158 (2004)
Kobayashi, T., Nogami, K., Shirotori, T., Fujimoto, Y.: A current controlled latch sense amplifier and a static power saving input buffer for low-power architecture”. IEEE J. Solid State Circuits 28, 523–552 (1993)
Weaver, S., Hershberg, B., Moon, U.K.: Digitally synthesized stochastic flash ADC using only standard digital cells. IEEE Trans. Circuits Syst. I 61(1), 84–91 (2013)
Daly, D., Chandrakasan, A.: A 6b 0.2-to-0.9 V highly digital flash ADC with comparator redundancy. In: Proceedings of IEEE ISSCC Digest Technical Papers, pp. 554–635, February 2008
Schienkel, D., Mensink, E., Kiumperink, E., Tuijl, V., Nauta, B.: A double tail latch type voltage sense amplifier with 18 ps set up+hold time. In: International Solid State Conference, pp. 314–315 (2007)
Miyahara, M., Asada, Y., Daehwa, P., Matsuzawa, A.: A low-noise self-calibrating dynamic comparator for high-speed ADCs. In: IEEE ASSCC, pp. 269–272 (2008)
Jeon, H., Kim, Y.B.: A novel low power, low offset and high speed CMOS dynamic latched comparator. Analog. Integr. Circuit Signal Process. 70, 337–346 (2012)
Mashadi, S.B., Lotfi, R.: Analysis and design of a low voltage low power double tail comparator. IEEE Trans. Very Large Scale Integr. (VLSI) 22, 343–352 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Begum, F., Sarma, S., Mishra, S., Dandapat, A. (2019). Analysis of Analog Comparators Using a 6-Bit Flash ADC Architecture. In: Hemanth, J., Fernando, X., Lafata, P., Baig, Z. (eds) International Conference on Intelligent Data Communication Technologies and Internet of Things (ICICI) 2018. ICICI 2018. Lecture Notes on Data Engineering and Communications Technologies, vol 26. Springer, Cham. https://doi.org/10.1007/978-3-030-03146-6_3
Download citation
DOI: https://doi.org/10.1007/978-3-030-03146-6_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-03145-9
Online ISBN: 978-3-030-03146-6
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)