Skip to main content

Vertically-Parallel Method and VLSI-Structures for Sorting of Arrays of Numbers

  • Conference paper
  • First Online:
  • 598 Accesses

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 871))

Abstract

The vertically-parallel method for sorting one-dimensional arrays of numbers has been developed. The graph of the algorithm for vertically-parallel sorting of arrays has been built. The structure of the hardware for vertically-parallel sorting of one-dimensional arrays of large numbers has been designed. Components of the device for vertically-parallel sorting of arrays of numbers using FPGA have been implemented.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Knuth, D.: The Art of Computer Programming: Sorting and Searching, 844 p. (1978)

    Google Scholar 

  2. Melnychuk, A., Lutsenko, S., Gromov, D., Trofimova, K.: Analysis of methods for sorting the array of numbers. Technol. Audit Prod. Reserves 4/1(12), 37–40 (2013)

    Article  Google Scholar 

  3. Gryga, V., Nykolaychuk, Y.: Methods and hardware for sorting binary arrays. In: ASIT 2017, Ternopil, 19–20 May 2017, pp. 58–61 (2017)

    Google Scholar 

  4. Tsmots, I.G., Skorokhoda, O.V., Medykovskyy, M.O., Antoniv, V.Y.: Device for determining the maximum number from a group of numbers. Patent of Ukraine for invention No. 110187, 25 November 2015, Bul. No. 22 (2015)

    Google Scholar 

  5. Tsmots, I., Rabyk, V., Skorokhoda, O., Antoniv, V.: FPGA implementation of vertically parallel minimum and maximum values determination in array of numbers. In: 2017 14th International Conference on the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM) Proceedings, Polyana, 21–25 February 2017, pp. 234–236 (2017)

    Google Scholar 

  6. Tsmots, I., Skorokhoda, O., Antoniv, V.: Parallel algorithms and structures for implementation of merge sort. Int. J. Adv. Res. Comput. Eng. Technol. (IJARCET) 5(3), 798–807 (2016)

    Google Scholar 

  7. Gergel, V.: High-Performance Computing for Multi-processor Multinuclear Systems, 544 p. Moscow University Press (2010)

    Google Scholar 

  8. Palagin, A.V., Yakovlev, Y.S.: Features of designing computer systems on the FPGA/AV crystal. Math. Mach. Syst. 2, 3–14 (2017)

    Google Scholar 

  9. Palagin, A., Opanasenko, V.: Reconfigurable Computing Systems, 295 p. Prosvita, Kyiv (2006)

    Google Scholar 

  10. Erkin, A.: Review of modern CAD for FPGA. ChipNews 10-11(134–135), 17–29 (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Skorokhoda Oleksa .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Tsmots, I., Oleksa, S., Rabyk, V., Volodymyr, A. (2019). Vertically-Parallel Method and VLSI-Structures for Sorting of Arrays of Numbers. In: Shakhovska, N., Medykovskyy, M. (eds) Advances in Intelligent Systems and Computing III. CSIT 2018. Advances in Intelligent Systems and Computing, vol 871. Springer, Cham. https://doi.org/10.1007/978-3-030-01069-0_20

Download citation

Publish with us

Policies and ethics