Skip to main content
  • 2325 Accesses

Abstract

A system bus is responsible for maintaining all communication between the Central Processing Unit (CPU), system peripherals and memories. The system bus operates with a certain bus protocol to exchange data between a bus master and a bus slave . The bus protocol ensures to isolate all other system devices from interfering the bus while the bus master exchanges data with a bus slave. Bus master initiates the data transfer, and sends or receives data from a slave device or a system memory. Bus slave, on the other hand, does not have the capability to start data transfer.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 129.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ahmet Bindal .

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Bindal, A. (2019). System Bus. In: Fundamentals of Computer Architecture and Design. Springer, Cham. https://doi.org/10.1007/978-3-030-00223-7_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-00223-7_4

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-00222-0

  • Online ISBN: 978-3-030-00223-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics