Abstract
Dynamic random access memory (DRAM) module is one of the principal components of electronic equipment, which impacts the quality, performance and price of the final products singinifcantly. Typically, DRAM module is composed of DRAM ICs (integrated circuit). DRAM ICs with higher quality can be used to produce DRAM modules with higher quality. Generlly speaking, high quality DRAM ICs are more costly. Due the the cost down and material saving reason, some DRAM module manufacturers purchase batches DRAM ICs containing defective units, and then have the batch tested in order to select DRAM ICs for production of DRAM modules. Thus, this kind of DRAM module is suitable only for products not intended for work in harsh environments being sold in lower price markets. Due to the lower quality of the DRAM ICs, the actual quality of the DRAM module is not easily predicted. Predicting the yield rate of the DRAM module is thus an important issue for DRAM module manufacturers who purchase DRAM ICs with lower quality at lower prices. This study used support vector regression (SVR) to predict the yield rate of the DRAM modules produced using defective DRAM ICs. SVR is a very capable method and has been successfully applied across many fields. However, the parameters and input features differ depending on the application. Thus, a scatter search (SS) approach is proposed to obtain the suitable parameters for the SVR and to select the beneficial subset of features which result in a better prediction of the DRAM module yield rate. The experimental results showed that the performance is better than that of traditional stepwise regression analysis.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Uzsoy, R. C.; Lee, Y.; Martin-Vega, L. A. A Review of Production Planning and Scheduling Models in Semiconductor Industry, IIE Transactions, vol. 24, p. 47-60, 1992.
Wong, A. Y. A Statistical Parametric and Probe Yield Analysis Methodology, In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, p. 131-139, October 15-18. 1996.
Collica, R. S. A Logistic Regression Yield Model for SRAM Bit Fail Patterns, In Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, NY, p. 127-135, March 1-3. 1993.
Jun, C. -H.; Hong, Y.; Kim, S. Y.; Park, K. -S.; Park, H. A Simulation-based Semiconductor Chip Yield Model Incorporating a New Defect Cluster Index, Microelectronics Reliability, vol. 39, p. 451-456, 1999.
Chen, T. An Intelligent Mechanism for Lot Output Time Prediction and Achievability Evaluation in a Wafer Fab, Computers & Industrial Engineering, vol. 54, p. 77-94, 2008.
Gardner, R. M.; Bieker, J.; Elwell, S.; Thalman, R.; Rivera, E. Solving Tough Semiconductor Manufacturing Problems Using Data Mining, In Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, NY, p. 46-55, February 21-24. 2002.
Last, M.; Kandel, A. Discovering Useful and Understandable Patterns in Manufacturing Data, Robotics and Autonomous Systems, vol. 49, p. 137-152, 2004.
Chen, R. -S.; Wu, R. -C.; Chang, C. -C. Using Data Mining Technology to Design an Intelligent CIM System for IC Manufacturing, In Proceedings of IEEE the Sixth International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing, DC, p. 70-75, December 10-23. 2005.
Chen, R. -S.; Yeh, K. -C.; Chang, C. -C.; Chien, H. H. Using Data Mining Technology to Improve Manufacturing Quality a Case Study of LCD Driver IC Packaging Industry, In Proceedings of IEEE the Seventh ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing, NY, p. 115-119, July 7-9. 2006.
Wang, C. -H. Recognition of Semiconductor Defect Patterns Using Spatial Filtering and Spectral Clustering, Expert Systems with Applications, vol. 34, p. 1914-1923, 2008.
SchÖlkopf, B.; Smola, A. J. Learning with kernels, Mapua Institute of Technology, London, 2002.
Wang, X.; Yang; C. -H.; Qin, B.; Gui, W. -H. Parameter Selection of Support Vector Regression Based on hybrid optimization algorithm and its application, Journal of Control Theory and Applications, vol. 3, p. 371-376, 2005.
Abe N.; Kudo M. Non-parametric classifier-independent feature selection. Pattern Recognition, vol. 39, p. 737-746, 2005.
Laguna, M.; MartÃ, R. Scatter Search: Methodology and Implementations in C, Boston: Springer, 2003.
Salzberg, S. L. On Comparing Classifiers: Pitfalls to Avoid and a Recommended Approach, Data Mining and Knowledge Discovery, vol. 1, p. 317-328, 1997.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer London
About this paper
Cite this paper
Lin, SW., Chen, SC. (2009). Predicting the Yield Rate of DRAM Modules by Support Vector Regression. In: Chou, SY., Trappey, A., Pokojski, J., Smith, S. (eds) Global Perspective for Competitive Enterprise, Economy and Ecology. Advanced Concurrent Engineering. Springer, London. https://doi.org/10.1007/978-1-84882-762-2_71
Download citation
DOI: https://doi.org/10.1007/978-1-84882-762-2_71
Publisher Name: Springer, London
Print ISBN: 978-1-84882-761-5
Online ISBN: 978-1-84882-762-2
eBook Packages: EngineeringEngineering (R0)