Skip to main content

CMOS Circuits Basics

  • Chapter
  • First Online:
CMOS Test and Evaluation
  • 2096 Accesses

Abstract

Although a CMOS chip is a complex object comprising logic, memory, analog, and I/O circuits, significant insight can be gained from the simulated and measured behaviors of circuit elements and small circuit blocks. The basic components and building blocks of digital logic circuits and their electrical properties are described. Circuit simulations are set up with BSIM models for plotting I–V and C–V characteristics of MOSFETs and extracting their key parameters. A methodology to characterize logic gates typically found in a standard cell library is introduced using an inverter as an example. Lookup tables for computing signal delays in combinational logic circuits with different input signal waveforms and load capacitances are generated, highlighting their interdependencies. Delay chains and ring oscillator configurations used for model validation in silicon hardware are described and simulated to extract delay parameters of logic gates. The foundations laid here including Monte Carlo analysis for determining parameter spreads are used throughout the book.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 199.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Linear technology. Design simulation and device models. http://www.linear.com/designtools/software/. Accessed 21 Jul 2014

  2. Synopsys HSPICE. http://www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/HSPICE/Pages/default.aspx. Accessed 21 Jul 2014

  3. NGSPICE Mixed mode-mixed signal simulator. http://ngspice.sourceforge.net. Accessed 21 Jul 2014

  4. BSIM group. http://www-device.eecs.berkeley.edu/bsim/. Accessed 21 Jul 2014

  5. Predictive technology models website. http://ptm.asu.edu/latest.html. Accessed 21 Jul 2014

  6. Cao Y, Sato T, Sylvester D, Orshansky M, Hu C (2000) New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In: Proceedings of the IEEE 2000 custom integrated circuits conference, pp 201–204

    Google Scholar 

  7. Zhao W, Cao Y (2006) New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans ED-53:2816–2823

    Article  MathSciNet  Google Scholar 

  8. Weste NH, Harris D (2010) CMOS VLSI design: a circuit and systems perspective, 4th edn. Addison-Wesley, Boston

    Google Scholar 

  9. Baker RJ (2010) CMOS circuit design, layout and simulation, 3rd edn. Wiley, Hoboken

    Book  Google Scholar 

  10. Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits, 2nd edn. Prentice Hall, Upper Saddle River

    Google Scholar 

  11. Sutherland I, Sproull B, Harris D (1999) Logical effort: designing fast CMOS circuits. Morgan Kaufmann, New York

    Google Scholar 

  12. Taur Y, Ning TH (2009) Fundamentals of modern VLSI devices, 2nd edn. Cambridge University Press, New York

    Google Scholar 

  13. Sze SM (2006) Semiconductor devices: physics and technology, 3rd edn. Wiley, Hoboken

    Book  Google Scholar 

  14. Campbell SA (2001) The science and engineering of microelectronic fabrication, 2nd edn. Oxford University Press, Oxford

    Google Scholar 

  15. Jaeger RC (2001) Introduction to microelectronic fabrication, vol 5, 2nd edn, Modular series on solid state devices. Prentice Hall, Upper Saddle River

    Google Scholar 

  16. Bhushan M, Ketchen MB (2011) Microelectronic test structures for CMOS technology. Springer, Berlin

    Book  Google Scholar 

  17. Joshi RV, Kroell K, Chuang CT (2004) A novel technique for steady state analysis for VLSI circuits in partially depleted SOI. In: Proceedings of the 17th international conference on VLSI design, pp 832–836

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer Science+Business Media New York

About this chapter

Cite this chapter

Bhushan, M., Ketchen, M.B. (2015). CMOS Circuits Basics. In: CMOS Test and Evaluation. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-1349-7_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4939-1349-7_2

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4939-1348-0

  • Online ISBN: 978-1-4939-1349-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics