Abstract
Although a CMOS chip is a complex object comprising logic, memory, analog, and I/O circuits, significant insight can be gained from the simulated and measured behaviors of circuit elements and small circuit blocks. The basic components and building blocks of digital logic circuits and their electrical properties are described. Circuit simulations are set up with BSIM models for plotting I–V and C–V characteristics of MOSFETs and extracting their key parameters. A methodology to characterize logic gates typically found in a standard cell library is introduced using an inverter as an example. Lookup tables for computing signal delays in combinational logic circuits with different input signal waveforms and load capacitances are generated, highlighting their interdependencies. Delay chains and ring oscillator configurations used for model validation in silicon hardware are described and simulated to extract delay parameters of logic gates. The foundations laid here including Monte Carlo analysis for determining parameter spreads are used throughout the book.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Linear technology. Design simulation and device models. http://www.linear.com/designtools/software/. Accessed 21 Jul 2014
Synopsys HSPICE. http://www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/HSPICE/Pages/default.aspx. Accessed 21 Jul 2014
NGSPICE Mixed mode-mixed signal simulator. http://ngspice.sourceforge.net. Accessed 21 Jul 2014
BSIM group. http://www-device.eecs.berkeley.edu/bsim/. Accessed 21 Jul 2014
Predictive technology models website. http://ptm.asu.edu/latest.html. Accessed 21 Jul 2014
Cao Y, Sato T, Sylvester D, Orshansky M, Hu C (2000) New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In: Proceedings of the IEEE 2000 custom integrated circuits conference, pp 201–204
Zhao W, Cao Y (2006) New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans ED-53:2816–2823
Weste NH, Harris D (2010) CMOS VLSI design: a circuit and systems perspective, 4th edn. Addison-Wesley, Boston
Baker RJ (2010) CMOS circuit design, layout and simulation, 3rd edn. Wiley, Hoboken
Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits, 2nd edn. Prentice Hall, Upper Saddle River
Sutherland I, Sproull B, Harris D (1999) Logical effort: designing fast CMOS circuits. Morgan Kaufmann, New York
Taur Y, Ning TH (2009) Fundamentals of modern VLSI devices, 2nd edn. Cambridge University Press, New York
Sze SM (2006) Semiconductor devices: physics and technology, 3rd edn. Wiley, Hoboken
Campbell SA (2001) The science and engineering of microelectronic fabrication, 2nd edn. Oxford University Press, Oxford
Jaeger RC (2001) Introduction to microelectronic fabrication, vol 5, 2nd edn, Modular series on solid state devices. Prentice Hall, Upper Saddle River
Bhushan M, Ketchen MB (2011) Microelectronic test structures for CMOS technology. Springer, Berlin
Joshi RV, Kroell K, Chuang CT (2004) A novel technique for steady state analysis for VLSI circuits in partially depleted SOI. In: Proceedings of the 17th international conference on VLSI design, pp 832–836
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer Science+Business Media New York
About this chapter
Cite this chapter
Bhushan, M., Ketchen, M.B. (2015). CMOS Circuits Basics. In: CMOS Test and Evaluation. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-1349-7_2
Download citation
DOI: https://doi.org/10.1007/978-1-4939-1349-7_2
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4939-1348-0
Online ISBN: 978-1-4939-1349-7
eBook Packages: EngineeringEngineering (R0)