Abstract
On the basis of data gained from development and testing of packaging techniques used in the 960-bit memory it has been proposed that a complete buffer memory system be constructed by use of the same techniques. Some of the characteristics of the proposed system are as follows: (1) 100,000-bit storage capacity. (2) 100-kilocycle serial-bit information rate. (3) Nondestructive readout. (4) 0.3 W maximum power consumption. (5) Approximate volume of 145 in.3 (6) Approximate weight of 3.5–4 lb. (7) Operating temperature range of −20°C− +100°C.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1965 Springer Science+Business Media New York
About this paper
Cite this paper
Reid, G.R. (1965). Development of Packaging Techniques for a 960-Bit Plated-Wire Memory. In: Rosine, L.L. (eds) Advances in Electronic Circuit Packaging. Springer, Boston, MA. https://doi.org/10.1007/978-1-4899-7307-8_7
Download citation
DOI: https://doi.org/10.1007/978-1-4899-7307-8_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4899-7295-8
Online ISBN: 978-1-4899-7307-8
eBook Packages: Springer Book Archive