Abstract
The novel trends in high performance Prolog processors suggest the implementation of RISC-based architectures committed to Prolog only through the adoption of a few basic dedicated features, like the Berkeley Abstract Machine (BAM) (Holmer et al. 1990) architecture.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Amdahl, G. Validity of the single processor approach to achieving large scale computing capabilities. In Proc. AFIPS 1967 Spring Joint Computer Conference, 1967.
De Gloria, A., and Faraboschi, P. Instruction level parallelism in prolog: Analysis and architectural support. In Proc. 19th Annual International Symposium on Computer Architecture (ISCA 19), 1992.
De Gloria, A., Faraboschi, P., and Guidetti, E. A parallel incremental architecture for prolog program execution. In Delgado-Frias, J., and Moore, W., editors, VLSI for Artificial Intelligence and Neural Networks. Plenum Press, New York, 1991.
Ellis, J. Bulldog: A compiler for VLIW architectures. The MIT Press, 1985.
Fisher, J. Trace scheduling: a technique for global microcode compaction. IEEE Transactions on Computers, C-30(7):478–490, July 1981.
Haygood, R. A prolog benchmark suite for aquarius. Technical Report UCB/UCSD 89/509, University of California at Berkeley, April 1989.
Hendren, L., and Nicolau, A. Parallelizing programs with recursive data structures. IEEE Transactions on Parallel and Distributed Systems, 1(1):35–47, January 1990.
Holmer, B., Sano, B., Carlton, M., Van Roy, P., Haygood, R., Bush, W., Despain, A., Pendleton, J., and Dobry, T. Fast prolog with an extended general purpose architecture. In Proc. nth Annual International Symposium on Computer Architecture (ISCA 17), pages 282–291, 1990.
Van Roy, P. Can Logic Programming Execute as Fast as Imperative Programming? PhD thesis, University of California at Berkeley, December 1990.
Warren, D. An abstract prolog instruction set. Technical report, Artificial Intelligence Center, SRI International, 1983.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
De Gloria, A., Faraboschi, P., Olivieri, M. (1994). Performance Analysis of a Parallel VLSI Architecture for Prolog. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Neural Networks and Artificial Intelligence. Springer, Boston, MA. https://doi.org/10.1007/978-1-4899-1331-9_27
Download citation
DOI: https://doi.org/10.1007/978-1-4899-1331-9_27
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4899-1333-3
Online ISBN: 978-1-4899-1331-9
eBook Packages: Springer Book Archive