Skip to main content

Abstract

Artificial neural networks have been introduced as a novel computing paradigm (Kohenen 1988). Processing (or retrieving) in neural networks requires a collective interaction of a number of neurons. Output of neurons are computed based on the inputs from other neurons, weights associated with such inputs, and a non-linear activation function. Specifically, most artificial neurons follow a mathematical model that is expressed as:

$$ {Y_i}(t + 1) = F(\sum\limits_{j = 1}^N {{W_{ij}}{Y_j}(t)} ) $$
((1))

where Wij is the weight, Yj(t) is the neuron input, N is the number of neurons connected to neuron 1, and F is a non linear function which is usually a sigmoid (Hopfield 1984) as shown below.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Blayo, F. and Hurat, P., “A VLSI Systolic Array Dedicated to Hopfield Neural Networks,” in VLSI for Artificial Intelligence, J. Delgado-Frias and W. Moore (Eds), Kluwer Academic Publishers, 1989.

    Google Scholar 

  • Delgado-Frias, J. G., Ahmed, A. and Payne, R., “A Dataflow Architecture for AI,” in VLSI for Artificial Intelligence and Neural Networks, J. G. Delgado-Frias and W. R. Moore (Eds), New York: Plenum, 1991.

    Chapter  Google Scholar 

  • Delgado-Frias, J. G., Vassiliadis, S., Pechanek, G.G., Lin, W., Barber, S., and Ding, H., “A VLSI Pipelined Neuroemulator,” in VLSI for Neural Networks and Artificial Intelligence, J. G. Delgado-Frias and W. R. Moore (Eds), New York: Plenum, 1993.

    Google Scholar 

  • Duranton, M., Gobert, J. and Mauduit, N., “A Digital VLSI Module for Neural Networks,” Neural Networks from Models to Applications, L. Personnas and G. Dreyfus (EDS.) Paris: I.D.S.E.T., 1989.

    Google Scholar 

  • Hammerstrom, D., “A Highly Parallel Digital Architecture for Neural Network Emulation,” in VLSI for Artificial Intelligence and Neural Networks, J. G. Delgado-Frias and W. R. Moore (Eds), New York: Plenum, 1991.

    Google Scholar 

  • Hopfield, J., “Neurons with Graded Response Have Collective Computational Properties Like Those of Two-State Neurons,” Proceedings of the National Academy of Sciences, pp. 3088–3092, May 1984.

    Google Scholar 

  • Kohonen, T., “An Introduction to Neural Computing,” Neural Networks, vol. 1, pp. 3–16, 1988.

    Article  Google Scholar 

  • Kung, S. Y. and Hwang, J. N., “A Unified Systolic Architecture for Artificial Neural Networks,” Journal of Parallel and Distributed Computing, Vol. 6, pp. 358–387, 1989.

    Article  Google Scholar 

  • McGraw, J. R., “Dataflow Computing: System Concepts and Design Strategies,” Designing and Programming Modern Computer Systems, vol. 3, S.P. Kartashev and S.I. Kartashev (Eds), New York: Prentice Hall, 1989.

    Google Scholar 

  • Payne, R. and Delgado-Frias, J. G., “MPU: A N-Tuple Matching Processor,” IEEE Int. Confi on Computer Design: VLSI in Computers and Processors (ICCD′91), October 1991.

    Google Scholar 

  • Pechanek, G. G., Vassiliadis, S. and Delgado-Frias, J. G., “Digital Neural Emulators Using Tree Accumulation and Communication Structures,” IEEE Transactions on Neural Networks, Vol. 3, no. 6, pp. 934–950, November 1992.

    Article  Google Scholar 

  • Vassiliadis, S., Pechanek, G. G. and Delgado-Frias, J. G., “SPIN: A Sequential Pipelined Neurocomputer,” IEEE Int. Conference on Tools for Artificial Intelligence, pp. 74–81, San Jose, Calif., November 1991.

    Google Scholar 

  • Wasserman, P. D., Neural Computing: Theory and Practice, New York: Van Nostrand Reinhold, 1989.

    Google Scholar 

  • Watson, I. and Gurd, J., “A Practical Data Flow Computer,” IEEE Computer, vol. 15, no. 2, pp. 51–57, February 1982.

    Article  Google Scholar 

  • Weinfeld, M., “A Fully Digital Integrated CMOS Hopfiled Network Including the Learning Algorithm,” VLSI for Artificial Intelligence, J. Delgado-Frias and W. Moore (Eds), pp. 169–178, Kluwer Academic Publishers, 1989.

    Chapter  Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer Science+Business Media New York

About this chapter

Cite this chapter

Ryan, T.F., Delgado-Frias, J.G., Vassiliadis, S., Pechanek, G.G., Green, D.M. (1994). A Dataflow Approach for Neural Networks. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Neural Networks and Artificial Intelligence. Springer, Boston, MA. https://doi.org/10.1007/978-1-4899-1331-9_15

Download citation

  • DOI: https://doi.org/10.1007/978-1-4899-1331-9_15

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4899-1333-3

  • Online ISBN: 978-1-4899-1331-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics