Abstract
Neural Networks and related associative networks or memories have raised a flurry of interest and research activities during the last decades. Currently technology has matured and neural networks and associative memories are employed more and more for demanding applications with real time requirements, e.g., control and automated visual quality inspection. Many neural structures are not easily amenable to formal analysis and efficient VLSI-implementation is hard to accomplish. In contrast, associative memories are more amenable to analysis and permit simple implementation as well as the development of modular architectures that scale up processing power with network size, while providing an easy to implement and inexpensive structure. System implementation providing interfaces and processing structure that allow embedding in a real-time signal processing environment gives access to massive parallelism and learning capability of these structures for real time applications. Waldschmidt (1987) gave a categorization of associative processors and architectures. He classifies an associative processor (ASP) as a SIMD (Single Instruction Multiple Data) consisting in the general case of two units, control unit and associative memory unit. Basically, four different forms of APS architecures can be distinguished: fully parallel ASP, bit-serial ASP, word-serial ASP, and block oriented ASP. The associative memory unit can be realised as a content addressable memory or as a standard RAM in conjunction with an association unit.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Huch, M., Poechmueller, W., Glesner, M., “BACCHUS: A VLSI Architecture for a Large Binary Associative Memory”, in Proc. of the International Neural Network Conference 90, Paris, 1990
König, A., Poechmueller, W., Glesner, M., “A Flexible Neural Network Implemented as a Neural Coprocessor to a von Neumann Architecture”, in Proc. 2nd International Conference on Microelectronics for Neural Networks NeuroMicro 91, pp. 455–460, 1991
König, A., Glesner, M., “An Approach to the Application of Dedicated Neural Network Hardware for Real Time Image Compression”, in Proc. 1rst International Conference on Artificial Neural Networks ICANN′91, Vol.11, pp. 1345–1348, 1991
König, A., Reinke, M., Glesner, M., “A Fully Neural Approach to Image Segmentation and Image Coding”, Proc. International Joint Conference on Neural Networks IJCNN’92 Beijing, Vol. I, pp. 631–635, 1992
König, A., Windirsch, P., Glesner, M., Wang, H., Hennecke, D. K., “An Approach to the Application of Neural Networks for Real-Time Operating Point Estimation in Turbojet Compressor Units”, Proc. International Joint Conference on Neural Networks IJCNN’92 Beijing, Vol. II, pp. 64–69, 1992
Kohonen, T., Self-Organization and Associative Memory, Third Edition, Springer 1989
Korn, A., “Toward a symbolic representation of intensity changes images”, IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. PAMI-10, pp. 610–625, 1988
Korn, A., “Zur Beschreibung und Erkennung von Bildstrukturen durch Auswertung von Richtungshistogrammen”, Fortschrittsberichte, Band 114, Reihe 10, W. Schwerdtmann (editor), VDI-Verlag Duesseldorf, pp. 44–51, 1989
Palm, G., “On Associative Memory”, Biol. Cybernetics, pp. 19–31, 1980
Palm, G., Neural Assemblies, an Alternative Approach to Artificial Intelligence, Springer, 1982
Palm, G., Palm, M., “Parallel Associative Networks: The PAN-System and the BACCHUS-Chip”, in Proc. 2nd International Conference on Microelectronics for Neural Networks NeuroMicro 91, pp. 411–416, 1991
Poechmueller, W., Glesner, M. “A Cascadable VLSI Architecture for the Realization of Large Binary Associative Networks”,in Proc. International Workshop on VLSI for Artificial Intelligence and Neural Networks, pp. 265–274, 1990
Poechmueller, W., Glesner, M., “Supervised Classification with a Binary Associative Memory”, 24th Annual Hawai International Conference on System Sciences HICSS′24, Vol. I, pp. 253–259, Koloa, Hawai, January 8–11th, 1991
Poechmueller, W., Glesner, M., “Informationsverarbeitung in neuronaler Architektur (INA ITR8800M/O”- Entwurf eines Chips für den Aufbau eines schnellen neuronalen Netzwerks in Hardware, Technical Report, 1991
Waldschmidt, K., “Associative processors and memories: Overview and Current Status”, Comp-Euro 87, VLSI and Computers, pp. 19–20, 1987
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
König, A., Glesner, M. (1994). VLSI-Implementation of Associative Memory Systems for Neural Information Processing. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Neural Networks and Artificial Intelligence. Springer, Boston, MA. https://doi.org/10.1007/978-1-4899-1331-9_14
Download citation
DOI: https://doi.org/10.1007/978-1-4899-1331-9_14
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4899-1333-3
Online ISBN: 978-1-4899-1331-9
eBook Packages: Springer Book Archive