A Communication Scheme for Defect Tolerant Arrays
In the past several years, the switching time of logic circuits has markedly decreased (Ko et al., 1983). Consequently, long interconnection paths have become a major concern and in many cases the main factor limiting the speed of processors. This is particularly true in the case of array architectures which exploit parallelism to achieve higher performance but require good, often nearest neighbor, communication between the processors.
KeywordsCommunication Scheme VLSI System Array Architecture Logical Array Link Module
Unable to display preview. Download preview PDF.
- Delgado-Frias, J.G., Moore, W.R. and Trotter, J.A., 1988, “High Harvest Approaches for 2-D Arrays,” in Yield Modelimg and Defect Tolerance in VLSI, W.R. Moore, W. Maly and A. Strojwas (Eds), Bristol, UK: Adam Hilger, pp. 191–202.Google Scholar
- Ko, W.C., Peltzer, D.L. and Gaskill, J.R., 1983, “Fast Z: A Simplified Bipolar Technology for VLSI,” in Proceedings on the IEEE University/Government/Industry Microelectronics Symposium, pp. 65-71, College Station, TX.Google Scholar
- Koren, I., 1981, “A Reconfigurable and Fault-tolerant Multiprocessor Array,” in Proc. of the 8th Annual Symposium on Computer Architecture, pp. 425-442.Google Scholar
- Kung, H.T. and Lam, M.S., 1984, “Wafer-scale Integration and Two-level pipelined Implementations of Systolic Arrays.” J. Parallel and Distributed Computing, vol. 2, pp. 32-63.Google Scholar
- Negrini, R., Sami, M.G., and Stefanelli, R., 1989, Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays. Cambridge, Mass.: The MIT Press.Google Scholar
- Tanenbaum, A.S., 1981, Computer Networks. London: Prentice-Hall.Google Scholar