Skip to main content

Fault Tolerance in Analog VLSI: Case Study of a Focal Plane Processor

  • Chapter
Book cover Defect and Fault Tolerance in VLSI Systems

Abstract

Biological systems provide good architectural models for information processing hardware. Difficult problems in machine perception and complex motor control are solved in a natural way by energy efficient and robust neural systems. Hopfield in his seminal paper [1] on physical systems with emergent computational abilities envisioned a new breed of integrated circuits that could implement such systems and would be much less sensitive to element failure than present day computers. Analog VLSI is a technology suitable for the implementation of synthetic neural systems [2, 3] on silicon.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J.J. Hopfield, “Neural networks and physical systems with emergent computational abilities,” Proc. Nat. Acad. Sci. USA, vol. 79, pp. 2554–2558, 1982.

    Article  MathSciNet  Google Scholar 

  2. C.A. Mead, Analog VLSI and Neural Systems, Reading, MA, Addison-Wesley, 1989.

    Book  MATH  Google Scholar 

  3. A.G. Andreou and K.A. Boahen, “Synthetic neural systems using current-domain signal representations,” Neural Computation, vol.1, 4, 1989.

    Google Scholar 

  4. T. Poggio, V. Torre and C. Koch. “Computational vision and regularization theory,” Nature, vol. 317, pp. 314–319, 1985.

    Article  Google Scholar 

  5. W. Reichardt and T. Poggio, “Figure-Ground Discrimination by Relative Movement in the Visual System of the Fly,” Biological Cybernetics 35, 81–100, 1979.

    Article  Google Scholar 

  6. A.G. Andreou, K. Strohbehn and R.E. Jenkins, “A proposed scheme for the analog VLSI implementation of the Hassenstein-R.eichardt motion detector”, Presented at the 1989 Neural Networks for Computing conference. Snowbird; also Technical Report JHU/ECE-88/07, The Johns Hopkins University.

    Google Scholar 

  7. S.P. DeWeerth and C.A. Mead, “A Two-Dimensional Visual Tracking Array”, Proceedings of the 5th MIT Conference on Advanced Research on VLSI, J. Allen and F.T. Leighton eds. pp. 259-275. 1988.

    Google Scholar 

  8. M.A.C. Malier, S.P. DeWeerth et al., “Implementing Neural Architectures Using Analog VLSI Circuits,” IEEE Trans, on Circ. & Sys., Vol. 36, No. 5, pp. 643–652, May 1989.

    Article  Google Scholar 

  9. S.A. Kontogiorgis and A.G. Andreou, “Mathematical Analysis of an Analog VLSI Visual Tracking Array”, Technical Report JHU-CS-88/17, Johns Hopkins Univ.; S.A. Kontogiorgis and A.G. Andreou, “Performance Analysis of an Analog VLSI Light Beam Tracking Array”, Technical Report JHU-ECE-89/04, Johns Hopkins Univ.

    Google Scholar 

  10. S.A. Kontogiorgis and A.G. Andreou, “A Spatial Mean and Median Filter in Analog VLSI,” Proceedings of the 1989 Conference on Information Sciences and Systems, Baltimore, Maryland, 1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer Science+Business Media New York

About this chapter

Cite this chapter

Andreou, A.G., Kontogiorgis, S.A. (1990). Fault Tolerance in Analog VLSI: Case Study of a Focal Plane Processor. In: Stapper, C.H., Jain, V.K., Saucier, G. (eds) Defect and Fault Tolerance in VLSI Systems. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-9957-6_19

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-9957-6_19

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4757-9959-0

  • Online ISBN: 978-1-4757-9957-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics