Abstract
One of the difficult tasks of keeping a high speed processor busy is to make sure that it has a constant supply of instructions and to make sure that they are supplied quickly. This requires a very high bandwidth for both instructions and data. For MIPS-X, when both an instruction and data are required, the peak bandwidth required is 160 Mbytes/s. Building a memory system to support this would not be simple and transferring this amount of data across the pins of a VLSI chip would have been difficult with the packaging technology available at the time. MIPS-X uses an on-chip instruction cache to reduce the memory bandwidth requirements. Putting an instruction cache on-chip also makes it possible to fetch new instructions every cycle if the instructions are in the cache.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1989 Springer Science+Business Media New York
About this chapter
Cite this chapter
Chow, P. (1989). Instruction Fetch Hardware. In: Chow, P. (eds) The MIPS-X RISC Microprocessor. The Springer International Series in Engineering and Computer Science, vol 81. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6762-9_6
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6762-9_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5119-9
Online ISBN: 978-1-4757-6762-9
eBook Packages: Springer Book Archive