Abstract
The design of VLSI processors is dramatically affected by the constraints of the fabrication technology. The speed/complexity tradeoffs are extremely important and difficult to resolve. Additional chip functionality requires more area, and often slows down every other function of the chip. This slowdown arises from increased control logic complexity and increased capacitance loading on the wires. The decrease in overall speed can negate the desired improvement in machine performance. To prevent this from occurring in MIPS-X, our overall design philosophy was to keep the processor as simple as possible. When new features, like coprocessor support, were added, the goal was to add the minimum required to accomplish the task.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1989 Springer Science+Business Media New York
About this chapter
Cite this chapter
Chow, P. (1989). Architecture. In: Chow, P. (eds) The MIPS-X RISC Microprocessor. The Springer International Series in Engineering and Computer Science, vol 81. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6762-9_2
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6762-9_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5119-9
Online ISBN: 978-1-4757-6762-9
eBook Packages: Springer Book Archive