Abstract
In Chapter 5 through Chapter 7, realistic fault models, based on defect injection and circuit simulation, together with their tests have been presented for two-port memories. In addition, the impact of port restrictions on the fault models, as well as on the tests, have been addressed.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science+Business Media New York
About this chapter
Cite this chapter
Hamdioui, S. (2004). Experimental analysis of p-port SRAMs. In: Testing Static Random Access Memories. Frontiers in Electronic Testing, vol 26. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6706-3_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6706-3_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5430-5
Online ISBN: 978-1-4757-6706-3
eBook Packages: Springer Book Archive