SystemVerilog Literal Values and Built-in Data Types
SystemVerilog extends Verilog’s built-in data types and enhances how literal values can be specified. This chapter explains these enhancements and offers recommendations on proper usage. A number of small examples illustrate these enhancements in context. Subsequent chapters contain other examples that utilize SystemVerilog’s enhanced data types and literal values. The next chapter covers another important enhancement to data types, user-defined types.
KeywordsData Type Source File Procedural Block Automatic Task Program Block
Unable to display preview. Download preview PDF.