Verilog-2001 Behavioral and Synthesis Enhancements
The Verilog-2001 Standard includes a number of enhancements that are targeted at simplifying designs, improving designs and reducing design errors.
This paper details important enhancements that were added to the Verilog-2001 Standard that are intended to simplify behavioral modeling and to improve synthesis accuracy and efficiency. Information is provided to explain the reasons behind the Verilog-2001 Standard enhancement implementations
KeywordsConstant Function Synthesis Tool Multidimensional Array Compiler Directive Continuous Assignment
Unable to display preview. Download preview PDF.
- IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Std PI3641D5Google Scholar
- Douglas L. Perry, VHDL, McGraw-Hill, Inc., 1994, p. 1.Google Scholar
- IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Computer Society, IEEE Std 1364–1995Google Scholar
- www.chris.spear.netGoogle Scholar
- Don Mills and Clifford E. Cummings, “RTL Coding Styles That Yield Simulation and Synthesis Mismatches,” SNUG 99 (Synopsys Users Group San Jose, CA, 1999) Proceedings, section-TA2 (Is paper), March 1999.Google Scholar
- Clifford E. Cummings, “full_case parallel_case”, the Evil Twins of Verilog Synthesis,’ SNUG 99 Boston (Synopsys Users Group Boston, MA, 1999) Proceedings, section-FA1 (2nd paper), October 1999.Google Scholar