Skip to main content

A Mixed C/Verilog Dual-Platform Simulator

  • Chapter
System on Chip Design Languages

Abstract

One of the strengths of Hewlett-Packard’s Technical Solutions Lab has been its ability to efficiently develop workstation graphics subsystems by minimizing serial dependencies in the development process. Central to achieving this was the use of C-language functional models of the subsystem ASICs in a flexible, mixed-level, mixed-language simulation environment. Although the first generation of this simulation environment, known as “NGLE” has been used successfully for a number of years, that experience has also revealed several important opportunities for improvement. In this paper, we describe the next generation of this environment, called the Graphics Product Simulator (GPS), and the improvements it brings. These include support for threaded C-language modeling, an improved method of mixing C-language and Verilog models, dual platform (Windows NT and Unix) support, and improved system-level modeling facilities.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Burgoon, David A., “Achieving Concurrent Engineering for Complex Subsystem Design: The Case for Hardware Functional Modeling using C,” Proceedings of the DesignCon 1998 On-Chip System Design Conference,pp. 357–371.

    Google Scholar 

  2. Burgoon, David A., “A Mixed-Language Simulator for Concurrent Engineering,” Proceedings of the 1998 1VC/VIUF Conference,pp. 114–119.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer Science+Business Media New York

About this chapter

Cite this chapter

Burgoon, D.A., Powell, E.W., Waitz, J.A.S. (2002). A Mixed C/Verilog Dual-Platform Simulator. In: Mignotte, A., Villar, E., Horobin, L. (eds) System on Chip Design Languages. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6674-5_15

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-6674-5_15

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5281-3

  • Online ISBN: 978-1-4757-6674-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics