High-level condition expression transformations for design exploration

  • Martin Palkovic
  • Miguel Miranda
  • Francky Catthoor
  • Diederik Verkest


Data intensive applications (i.e., multimedia) are clearly dominated by data transfer and storage issues. However, after removing the data transfer and address related bottlenecks, the control-flow mapping issues remain as important implementation overhead in a custom hardware realisation. The source of this overhead can be due to the presence of complex conditional code execution, loops or the mixed of both. In this work, we focus on optimising the behaviour of the conditional code which is dominated by complex condition test expressions. Our transformations aim in a first stage at increasing the degree of mutually exclusiveness of the initial condition trees. This step is complemented by optimising the decoding of the test expressions. In a second stage, architecture exploration is performed by trading-off at the high-level gate count against critical-path delay for the resulting code. We demonstrate the proposed transformations on a real-life driver using conventional behavioral synthesis tools as synthesis back-end. The driver selected represents the crucial timing bottleneck in a scalable architecture for MPEG-4 Wavelet Quantisation. Using our approach, we have explored in a very short time the design space at the high level and we have obtained a factor 2 reduction of the critical path with a smaller gate count overhead when compared to traditional RT or high-level synthesis based approaches, even when applied by experienced designers


Condition Expression Critical Path Controller State System Design Automation Arithmetic Coder 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    M.McFarland, A.Parker, R.Camposano, The high-level synthesis of digital systems, Proc. of the IEEE, special issue on “The future of computer-aided design”, Vol. 78, No. 2, pp. 301–318, Feb. 1990.Google Scholar
  2. [2]
    D.Knapp, T.Ly, D.MacMillen, R.Miller, Behavioral Synthesis Methodology for HDL-Based Specification and Validation, Proc. of 32nd ACM/IEEE Design Automation Conf., 1995Google Scholar
  3. [3]
    P.Duzy, H.Kramer, M.Neher, M.Pilsl, W.Rosenstiel, T.Wecker, “CALLAS• Conversion of algorithms to library adaptable structures”. Proc. VLSI Signal Procesing Workshop II, pp. 197–209, 19889.Google Scholar
  4. [4]
    R.Camposano, “Behaviour preserving transformations for high-level synthesis”, In Proc. Workshop on Hardware Specification, Verification and Synthesis, 1989.Google Scholar
  5. [5]
    V.Chaiyakul, D.Gajski, L.Ramachandran, “High-level transformations for minimising syntatic variance”, Proc. Workshop on High-Level Synthesis, 1992.Google Scholar
  6. [6]
    W.Wolf, A.Takach, T-C.Lee, `Architectural optimization methods for control-dominated machines“, in Trends in high-level synthesis, R.Camposano, W.Wolf (eds.), Kluwer Acad. Publ., Boston, 1991.Google Scholar
  7. [7]
    A.Jerraya, et. al., “System-level modelling for synthesis”, Proc. Euro-DAC, 1995.Google Scholar
  8. [8]
    S.Note, W.Geurts, F.Catthoor, and H.De Man. Cathedral-III: Architecture driven high-level synthesis for high throughput dsp applications. In Proc. 28th ACM/IEEE Design Automation Conf., pages 597–602, June 1991.Google Scholar
  9. [9]
    W.Geurts, F.Catthoor, and H.De Man. Time constrained allocation and assignment techniques for high throughput signal processing. In Proc. 29th ACM/IEEE Design Automation Conf, pages 124–127, June 1993.Google Scholar
  10. [10]
    M.Miranda, F.Catthoor, M. Janssen, H.De Man, High-Level Address Optimization and Synthesis Techniques for Data-Transfer Intensive Applications, IEEE Trans. on VLSI Systems, no.4, vol.6, pp. 677–686. December, 1998.Google Scholar
  11. [11]
    M. Peon, G. Lafruit, B. Vanhoof, and Jan Bormans, Design of an Arithmetic Coder for a Hardware Wavelet Compression Engine, SPS-98, Belgium, March 1998.Google Scholar
  12. [12]
    B.Vanhoof, M.Peon, G.Lafruit, J,Bormans, L.Nachtergaele, and I.Bolsens, A Scalable Architecture for MPEG-4 Wavelet Quantization, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Vol. 23, No. 1, pp. 93–107, October 1999.Google Scholar
  13. [13]
    S.Carlson, Introduction to HDL-based design using VHDL, Synopsys Inc, California, 1990.Google Scholar
  14. [14]
    G.Held, T.R.Marshall, Data and image compression: Tools and Techniques, John Wiley & sons, 1996.Google Scholar
  15. [15]
    J.M.Janssen, F.Catthoor, H.De Man, A specification invariant technique for regularity improvement between flow-graph clusters, Proc. 7th ACM/IEEE European Design & Test Conf., pp. 138–143, 1996.Google Scholar
  16. [16]
    G.De Micheli, “Synthesis and optimisation of digitial circuits”, McGraw-Hill, NJ, 1994.Google Scholar
  17. [17]
    J.M.Janssen, F.Catthoor, and H.De Man. A specification invariant technique for operation cost minimization in flow-graphs. In Proc. 7th ACM/IEEE International Symposium on High-level Synthesis, pages 146–157, 1994.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2001

Authors and Affiliations

  • Martin Palkovic
    • 2
  • Miguel Miranda
    • 1
  • Francky Catthoor
    • 3
  • Diederik Verkest
    • 1
  1. 1.IMEC Lab.LeuvenBelgium
  2. 2.Department of Microelectronics, Faculty of Electrical Engineering and Information TechnologySlovak Univ. of TechnologyBratislavaSlovakia
  3. 3.Katholieke Univ.LeuvenBelgium

Personalised recommendations