Skip to main content

A New Hierarchical Simulator for Highly Parallel Analog Processor Arrays

  • Chapter
System Design Automation

Abstract

System simulation, evaluation and analysis of highly parallel analog systems with conventional simulation tools is quite difficult due to their high complexity. Therefore we developed a methodology for the analysis of such systems by means of an applied simulation system. This approach bases on a relaxation method. The application of this technique accelerates the simulation of highly parallel analog systems by several orders of magnitude compared with standard circuit simulators. As additional feature, it can be traded-off between simulation expenditure and accuracy. We present the simulation method and its advantages in addition to a practical example.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literature

  1. R. Saleh, S. Jou, A.R. Newton: Mixed-Mode Simulation and Analog Multilevel Simulation, Kluver Academic Publisher, 1994

    Google Scholar 

  2. R. S. Varga: Matrix Iterative Analysis, Prentice-Hall, 1962

    Google Scholar 

  3. J. M. Ortega, W. C. Rheinbolt: Iterative Solution of Nonlinear Equations in Several Variables, Academic Press, 1970

    Google Scholar 

  4. A. Graupner and R. Schüffny: An Ultra-Low-Power Switched-Current 2-Quadrant Multiplier, 2nd Electronic Circuits and Systems Conference ECS’99, Bratislava, September 6–8, 1999.

    Google Scholar 

  5. J.-U. Schlüßler, I. Koren, J. Werner, J. Dohndorf, U. Ramacher, A. Krönig: Image Sensor with Analog Neural Preprocessing, MicroNeuro’97, Seiten 209–216, 1997.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Henker, S., Getzlaff, S., Graupner, A., Schreiter, J., Puegner, M., Schüffny, R. (2001). A New Hierarchical Simulator for Highly Parallel Analog Processor Arrays. In: Merker, R., Schwarz, W. (eds) System Design Automation. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6666-0_15

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-6666-0_15

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-4886-1

  • Online ISBN: 978-1-4757-6666-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics