Abstract
This book has presented a wide range of aspects regarding the application of compiler methodologies to embedded processor systems. Retargetable compilation techniques have been shown to be an important design technology for the constraints of today’s embedded architectures. To begin, an evolution of embedded processor architectures was presented, showing the application pull on the characteristics of instruction-set architectures. It is recognized that real-time constraints put significant demands on the performance of embedded processors such as DSPs. This is manifested in RISC, pipelined, and VLIW principles for architectures with specialized functional units and register structures.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Liem, C. (1997). Conclusion. In: Retargetable Compilers for Embedded Core Processors. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6422-2_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6422-2_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5182-3
Online ISBN: 978-1-4757-6422-2
eBook Packages: Springer Book Archive