Abstract
This chapter presents a retargetable approach and prototype tool for the analysis of array references and traversals for efficient address calculation for DSPs. Based on a retargetable architecture model, the approach serves as an enhancement to existing compiler systems or as an aid to architecture exploration. This model is a specification of the addressing resources and operations available on the processor which is used to drive the compiler transformations. In addition to providing the transformation for existing architectures, the model allows the designer to tune the operation of the Address Calculation Unit (ACU) toward the application constraints. Variations on the address registers, index registers and hardwired increment and decrement values may be explored for an algorithm by making simple changes to the specification.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Liem, C. (1997). Compiler Transformations for DSP Address Calculation. In: Retargetable Compilers for Embedded Core Processors. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6422-2_5
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6422-2_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5182-3
Online ISBN: 978-1-4757-6422-2
eBook Packages: Springer Book Archive