Power-Efficient Issue Queue Design

  • Alper Buyuktosunoglu
  • David H. Albonesi
  • Stanley Schuster
  • David Brooks
  • Pradip Bose
  • Peter Cook
Part of the Series in Computer Science book series (SCS)


Increasing levels of power dissipation threaten to limit the performance gains of future high-end, out-of-order issue microprocessors. Therefore, it is imperative that designers devise techniques that significantly reduce the power dissipation of the key hardware structures on the chip without unduly compromising performance. Such a key structure in out-of-order designs is the issue queue. Although crucial in achieving high performance, the issue queues are often a major contributor to the overall power consumption of the chip, potentially affecting both thermal issues related to hot spots and energy issues related to battery life. In this chapter, we present two techniques that significantly reduce issue queue power while maintaining high performance operation. First, we evaluate the power savings achieved by implementing a CAM/RAM structure for the issue queue as an alternative to the more power-hungry latch-based issue queue used in many designs. We then present the microarchitecture and circuit design of an adaptive issue queue that leverages transmission gate insertion to provide dynamic low-cost configurability of size and speed. We compare two different dynamic adaptation algorithms that use issue queue utilization and parallelism metrics in order to size the issue queue on-the-fly during execution. Together, these two techniques provide over a 70% average reduction in issue queue power dissipation for a collection of the SPEC CPU2000 integer benchmarks, with only a 3% overall performance degradation.


Power Saving Transmission Gate Sense Amplifier Ready Queue Transistor Count 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    D. H. Albonesi. Dynamic IPC/Clock Rate Optimization. Proc. ISCA-25, pp. 282–292, June/July 1998.Google Scholar
  2. [2]
    D. H. Albonesi. The Inherent Energy Efficiency of Complexity-Adaptive Processors. Proc. ISCA Workshop on Power-Driven Microarchitecture, June 1998.Google Scholar
  3. [3]
    R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. 33rd International Symposium on Microarchitecture, pp. 245–257, December 2000.Google Scholar
  4. [4]
    R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Dynamic Memory Hierarchy Performance Optimization. Proc. ISCA Workshop on Solving the Memory Wall Problem, June 2000.Google Scholar
  5. [5]
    D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97–1342, University of Wisconsin-Madison, June 1997.Google Scholar
  6. [6]
    M. Butler and Y.N Patt. An investigation of the performance of various dynamic scheduling techniques. Proc. ISCA-92, pp. 1–9, May 1992.Google Scholar
  7. [7]
    G. Cai. Architectural level power/performance optimization and dynamic power estimation. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.Google Scholar
  8. [8]
    R. Canal and A. Gonzalez. A low-complexity issue logic. Proc. ACM Int’l. Conference on Supercomputing (ICS), pp. 327–335, June 2000.Google Scholar
  9. [9]
    D. Folegnani and A. Gonzalez. Reducing the power consumption of the issue logic. Proc. ISCA Workshop on Complexity-Effective Design, June 2000.Google Scholar
  10. [10]
    D. Folegnani and A. Gonzalez. Energy-Effective Issue Logic. Proc. ISCA-01, pp. 230–239, June 2001.Google Scholar
  11. [11]
    M. K. Gowan, L. L. Biro, D. B. Jackson. Power considerations in the design of the Alpha 21264 microprocessor. Design Automation Conference, June 1998.Google Scholar
  12. [12]
    L. Gwennap. Power issues may limit future CPUs. Microprocessor Report, 10 (10), August 1996.Google Scholar
  13. [13]
    R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19 (2): 24–36, March/April 1999.MathSciNetGoogle Scholar
  14. [14]
    V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, E Baez. Reducing power in high-performance microprocessors. Design Automation Conference, June 1998.Google Scholar
  15. [15]
    K. Wilcox and S. Manne. Alpha Processors: A history of power issues and a look to the future. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.Google Scholar
  16. [16]
    K.Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, 16 (2): 28–41, April 1996.CrossRefGoogle Scholar
  17. [17]
    AS/X User’s Guide. IBM Corporation, 1996.Google Scholar
  18. [18]
    The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1999.Google Scholar

Copyright information

© Springer Science+Business Media New York 2002

Authors and Affiliations

  • Alper Buyuktosunoglu
    • 1
  • David H. Albonesi
    • 1
  • Stanley Schuster
    • 2
  • David Brooks
    • 2
  • Pradip Bose
    • 2
  • Peter Cook
    • 2
  1. 1.Department of Electrical and Computer EngineeringUniversity of RochesterUSA
  2. 2.IBM T.J. Watson Research CenterUSA

Personalised recommendations