Structural Testing

  • John McDermid
Part of the Frontiers in Electronic Testing book series (FRET, volume 16)


The IEEE 1149.4 standard mandates no test methods or metrologies. Rather, the standard provides an architecture for controlling a set of minimum geometry switches within an IEEE 1149.4 compliant device. The issue of which test metrology and instrumentation to use has been left to the test engineer. This chapter focuses on one test method, structural testing, and the instrumentation needed for this method.


Sine Wave Structural Test Test Engineer Passing Region Diagnostic Resolution 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    C. Ahrikencheikh and M Spears, “Limited Access Testing of Analog Circuits: Handling Tolerances”, Proceedings, International Test Conference, Atlantic City, NJ, 1999Google Scholar
  2. [2]
    R S. Berkowitz, “Conditions for Network-Element-Value Solvability”, IRE Trans. Circuit Theory, pp. 1924–1962, vol. CT-9Google Scholar
  3. [3]
    Leon O. Chua, Pen-Min Lin, “Computer-Aided Analysis of Electronic Circuits”, Prentice Hall, 1975Google Scholar
  4. [4]
    Z. F. Huang, C. S. Lin, and R. Liu, “Node-FAult Diagnosis and A Design of Testability”, IEEE Trans. On Circuits and Systems, pp. 257–265, vol. CAS-30, No. 5, May 1983MathSciNetCrossRefGoogle Scholar
  5. [5]
    J-L. Huang and K-T. Cheng, “Analog Fault Diagnosis for Unpowered Circuit Boards”, Proceedings, International Test Conference, pp. 640–648, Washington DC, 1997Google Scholar
  6. [6]
    J-L. Huang and K-T. Cheng, “Test Point Selection for Analog Multi-Frequency Fault Diagnosis”, ECE Technical Report #98–20, University of California, Santa Barbara, May 1998Google Scholar
  7. [7]
    Ruey-wen Liu, “Testing and Diagnosis of Analog Circuits and Systems”, Van Nostrand Reinhold, 1991Google Scholar
  8. [8]
    K P. Parker, J. E. McDermid, and S. Oresjo, “Structure and Metrology for an Analog Testability Bus”, Proceedings, International Test Conference, pp. 309–322, Baltimore, MD, 1993Google Scholar
  9. [9]
    K P. Parker, J. E. McDermid, R. A. Browen, K Nuriya, K Hirayama, and A. Matsuzawa, “Design, Fabrication and Use of Mixed-Signal IC Testability Structures”, Proceedings, International Test Conference, pp. 489–498, Washington DC, 1997Google Scholar
  10. [10]
    K P. Parker, “The Boundary-Scan Handbook, 2nd Edition, Analog & Digital”, Kluwer Academic Publishers, 1998Google Scholar
  11. [11]
    J E. McDermid, “Limited Access Testing: Ability And Requirements”, Proceedings of the Technical Program Nepcon West 98Google Scholar
  12. [12]
    Y. Togawa, T. Matsumoto, and H. Aria, “Linear Algorithm for Branch Fault Diagnosis of Analog Circuits: T F Equivalence-Class Approach”, IEEE Trans. on Circuits and Systems, pp. 992–1009, vol. CAS-32, N° 10Google Scholar
  13. [13]
    T N. Trick, W. Mayeda, and A. A. Sakla, “Calculation of Parameter Values from Node Voltage Measurements”, IEEE Trans Circuits and Systems, pp. 466–475, vol. CAS-26, July 1979MathSciNetCrossRefGoogle Scholar
  14. [14]
    B. Vinnakota, “Analog and Mixed Signal Test”, Prentice Hall, 1998Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1999

Authors and Affiliations

  • John McDermid
    • 1
  1. 1.Hewlett-PackardUSA

Personalised recommendations