Peripheral Cell Design for IEEE 1149.4
IEEE 1149.4 can help improve system testability, time to market, and even performance through the miniaturization of interconnects and improved characterization. The main cost for a mixed signal design is the addition of some switches and their associated parasitics. This chapter describes how an integrated circuit designer can add those switches, or the functional equivalent, without compromising performance.
KeywordsTest Software Switch Resistance Residual Element Integrate Circuit Designer Mission Mode
Unable to display preview. Download preview PDF.
- J. E. McDermid, S. Oresjo, “Structure and Metrology for an Analog Testability Bus”, K. P. Parker, Proceedings, International Test Conference, pp. 309–322, Baltimore, MD, October 1993Google Scholar
- K Lofstrom, “A Demonstration IC for the P1149.4 Mixed-Signal Test Standard”, Proceedings, International Test Conference, pp. 417–422, Washington, DC, October 1996Google Scholar
- K P. Parker, J. E. McDermid, R. A. Browen, K Nuria. K Hirayama, A. Matsuzawa, “Design, Fabrication, and Use of Mixed-Signal IC Testability Structures”, Proceedings, International Test Conference, pp. 489–498, Washington, DC, November 1997Google Scholar
- IEEE, “IEEE Standard Test Access Port and Boundary-Scan Architecture”, IEEE Standard 1149.1–1990. IEEE Standards Board, 345 East 47th St. New York, NY 10017, 1990Google Scholar
- IEEE, “IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interfaces (SCI)”IEEE Standard 1596.3–1996. IEEE Standards Board, 345 East 47th St. New York, NY 10017, 1996Google Scholar
- IEEE, “IEEE Standard for a Mixed Signal Test Bus”, IEEE Standard 1149.4–1999. IEEE Standards Board, 345 East 47th St. New York, NY 10017, 1999Google Scholar
- IEEE, “Draft Standard for Boundary-Scan-Based In-System Configuration of Programmable Devices”, IEEE Standard 15322000. IEEE Standards Board, 345 East 47th St. New York, NY 10017, 2000Google Scholar