Abstract
The growing complexity of today’s electronic systems implies that many designs have either too many components to fit in a single chip, or strong marketing and technical constraints making unfeasible the implementation of the whole system on a single dedicated circuit. In addition, electronic designs are driven more and more by shrinking market windows that force the designers to come up with new methods to deal with such puzzling designs. The goal of shortening the time-to-market of a specific product, while increasing design quality, has been traditionally achieved by moving up the abstraction level in which the design is specified. Thus, using the proper tools, the designers can get rid of implementation details while focusing on a better search through larger design spaces.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
I. Bolsens, H. de Man, B. Lin, K. van Rompaey, S. Vercauteren and D. Verkest, “Hardware/Software Co-design of Digital Communication Systems”, Proceedings of the IEEE, vol. 85, 3, pp. 391–418. 1997.
M. Chiodo, P. Giusto, A. Jurecska, H. C. Hsieh, A. Sangiovanni-Vincentelli and L. Lavagno, “Hardware-Software Codesign of Embedded Systems”, IEEE Micro, pp. 26 36, Aug. 1994.
C. Carreras, J.C. Lopez, M.L. Lopez, C. Delgado, N. Martinez, L. Sanchez. “A Co-Design Methodology Based on Formal Specification and High-level Estimation”. Proc. 4th Int. Workshop on HW-SW Codesign, pp. 28–35. March 1996.
P. Chou, R. B. Ortega and G. Borriello, “The Chinook Hardware/Software Co-Synthesis System”, Proc. 8th Int. Symposium on System Synthesis, Sep. 1995.
R. Ernst, J. Henkel and T. Benner, “Hardware-Software Cosynthesis for Microcontrollers”, IEEE Design & Test of Computers, pp. 64–75, Dec. 1993.
P. Eles, Z. Peng, K. Kuchcinski and A. Doboli, “System Level Hardware/Software Partitioning based on Simulated Annealing and Tabu Search”, Journal of Design Automation for Embedded Systems, vol 2, No 1, pp. 5–32, 1997.
M. Fares, B. Kaminsa. “Exploring The Test Space With Fuzzy Decision Making”. IEEE Design & Test of Computers, pp. 17–27, Fall 1994.
R. A. Orchard. “FuzzyCLIPS Version 6.04. User’s Guide”. June 1995.
E. Glover, D. Taillard and D. de Werra, “A User’s Guide to Tabu Search”. Annals of Operations Research, vol 41, pp. 3–28, 1993.
R.K. Gupta, and G. de Micheli. “Hardware-Software Cosynthesis for Digital Systems”. IEEE Design and Test of Computers, pp. 29–41, Sept. 1993.
J. Henkel, R. Ernst. “A Hardware/Software Partitioner using dynamically determined Granularity”. Proc. DAC, pp. 691–696, 1997.
S. Kirpatrick, C.D. Gelatt and M.P. Vecchi, “Optimization by Simulated Annealing ”, Science, vol. 220, number 45–98. 1983.
B.W Kernighan, S. Lin. “An efficient heuristic procedure for partitioning graphs”. Bell Syst. Tech. J. vol. 4. n. 2, pp 291–308, 1970.
A. Kalavade, E. A. Lee. “A Global Criticality/Local Phase driven Algorithm for the constrained Hardware/Software Partitioning Problem”. Proc. 3th Int. Workshop on Hardware/Software Codesign. 1994.
A. Kalavade, E. A. Lee. “The Extended Partitioning Problem: Hardware/ Software Mapping Scheduling and Implementation-Bin Selection”. Journal of Design Automation for Embedded Systems, vol. 2, No. 2, pp. 125–164. 1997.
E. D. Lagnese. “Architectural partitioning for system level design”. Ph. D. ECE Dept., Carnegie Mellon Univ. Apr. 1989.
M. L. Lopez-Vallejo, C. Carreras, J. C. Lopez and L. Sanchez. “Coarse Grain Partitioning for Hardware-Software Codesign”. Proceedings Euromicro 96, Praga, Sept 1996.
J.M. Mendel. “Fuzzy Logic Systems for Engineering: a Tutorial”. Proceedings of the IEEE Vol. 83, no. 3, pp 345–377. March 1995.
J. Madsen, J. Grode, P.V. Knudsen, M.E. Peterson and M.E. Haxthausen. “LYCOS: the Lyngby Co-Synthesis System ”. Journal on Design Automation for Embedded Systems, vol. 2, No. 2, pp 195–236. 1997.
A. Trouble, J. Chavez, L. G. Franquelo. “FASY: A Fuzzy Based Tool for Analog Synthesis”. IEEE Trans. on CAD, no. 7, pp. 705–714, July 1996.
F. Vahid and D. D. Gajski, “SLIF: A Specification-Level Intermediate Format for System Design”, Proc. EDAC, 1995.
F. Vahid and T. Le, “Towards a Model for Hardware and Software Functional Partitioning”, Proc. Workshop on HW/SW Co-Design, pp. 116–123, 1996.
F. Vahid and T. Le, “Extending the Kernighan/Lin Heuristic for Hardware and Software Functional Partitioning”, Journal of Design Automation for Embedded Systems, vol. 2, number 2, March pp. 237–261. 1997.
W. H. Wolf, “An Architectural Co-Synthesis Algorithm for Distributed, Embedded Computing Systems”, IEEE Trans. on VLSI Systems, vol. 5, No 2, pp. 218–229, June 1997.
L.A. Zadeh. “Outline of a new approach to the analysis of complex systems and decision processes”. IEEE Trans. on System Man and Cibernetics, pp. 28–44, Jan. 1973.
H. J. Zimmermann, “Fuzzy Set Theory and its Applications”. Kluwer Academic Publishers, 2nd. Edition. 1991.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
López-Vallejo, M.L., López, J.C. (1998). Knowledge Based Hardware-Software Partitioning of Electronic Systems. In: López, J.C., Hermida, R., Geisselhardt, W. (eds) Advanced Techniques for Embedded Systems Design and Test. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-4419-4_3
Download citation
DOI: https://doi.org/10.1007/978-1-4757-4419-4_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5031-4
Online ISBN: 978-1-4757-4419-4
eBook Packages: Springer Book Archive