Supporting Early System-Level Design Space Exploration in the Deep Submicron Era

  • Margarida F. Jacome
  • Juan Carlos López


In this chapter we consider the problem of assisting designers in selecting cost-effective system-on-chip architectures for high-volume communications, automotive control, video processing, and consumer electronics products. Efficient solutions for such products, in terms of performance and power consumption, have traditionally been obtained by designing application-specific integrated circuits (ASICs) fully customized to the application’s requirements. However, with the recent advent of application-specific instruction-set processors (ASIPs or IPs), this scenario is rapidly changing [MiSa96]. An ASIP,or core, is a programmable processor whose architecture and instruction set are customized to specific classes of applications [Goos96]. Compared to general-purpose processors, the architectural specialization of an ASIP results in better area/performance and power/performance ratios.


Design Object Design Space Exploration Consistency Constraint Behavioral Description Embed System Design 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [AIHu97]
    C. Alpert, J. Huang and A. Kahng, “Multilevel Circuit Partitioning”, in Proceedings of 34th ACM/IEEE Design Automation Conference, Jun 1997, pp. 530–533.Google Scholar
  2. [E1Wa93]
    S. Eldridge and C. Walter, “Hardware Implementation of Montgomery’s Modular Multiplication Algorithm”, in IEEE Transactions on Computers, Vol. 42, No. 2, Jun 1993, pp. 693–699.Google Scholar
  3. [GaVa94]
    D. Gajski, F. Vahid, S. Narayan and J. Gong. Specification and Design of Embedded Systems. P T R Prentice Hall, 1994.Google Scholar
  4. [Goos96]
    G. Goossens et al, “Programmable Chips in Consumer Electronics and Telecommunications”, chapter in Hardware/Software Co-design, G. DeMicheli and M. Sami, eds., NATO ASI Series Vol. 310, Kluwer Academic Publishers, 1996.Google Scholar
  5. [Gren66]
    U. Grenander, Elements of Pattern Analysis, Johns Hopkins University Press, 1966.Google Scholar
  6. [IfJe93]
    E. Ifeachor and B. Jervis, Digital Signal Processing, A Practical Approach, Addison-Wesley Publishers Ltd., 1993.Google Scholar
  7. [Jaco93]
    M. Jacome, “Design Process Planning and Management for CAD Frameworks”, Ph.D. thesis, Carnegie Mellon University, Department of Electrical and Computer Engineering, Sep 1993.Google Scholar
  8. [JaDi92]
    M. Jacome and S. Director. “Design Process Management for CAD Frameworks.” In Proceedings of 29th ACM/IEEE Design Automation Conference,Jun 1992, pp. 500–505.Google Scholar
  9. [JaDi94]
    M. Jacome and S. Director. “A Formal Basis for Design Process Planning and Management”, in Proceedings of ACM/IEEE International Conference on CAD, Nov 1994, pp. 516–521.Google Scholar
  10. [JaDi96]
    M. Jacome and S. Director, “A Formal Basis for Design Process Planning and Management”, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 10, Oct 1996, pp. 1197–1211.CrossRefGoogle Scholar
  11. [KaAg97]
    G. Karypis, R. Aggarwal and S. Shekhar, “Multilevel Hypergraph Partitioning: Application in VLSI Domain”, in Proceedings of 34th ACM/IEEE Design Automation Conference, Jun 1997, pp. 526–529.Google Scholar
  12. [KaBu86]
    K. Kavi, B. Buckles and U. N. Bhat, “A Formal Definition of Data Flow Graph Models”, IEEE Transactions on Computers, C-35 (11), 1986.Google Scholar
  13. [LoJa92]
    J.C. Lopez, M. Jacome and S. Director, “Design Assistance for CAD Frameworks”, in Proceedings of GI/ACM/IEEE/IFIP European Design Automation Conference, Sep 1992, pp. 494–499.Google Scholar
  14. [Mich94]
    G. DeMicheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.Google Scholar
  15. [MiSa96]
    G. DeMicheli and M. Sarni (eds.), Hardware/Software Codesign, NATO ASI Series Vol. 310, Kluwer Academic Publishers, 1996.Google Scholar
  16. [PeJa97]
    H. Peixoto and M. Jacome, “Algorithm and Architecture Level Design Space Exploration Using Hierarchical Data Flows”, In Proceedings of 11th International Conference on Application-specific Systems, Architectures and Processors, Jul 1997, pp. 272–282.Google Scholar
  17. [PoKi97]
    M. Potkonjak, K. Kim and R. Karri, “Methodology for Behavioral Synthesis-based Algorithm-level Design Space Exploration: DCT Case Study”, in Proceedings of 34th Design Automation Conference, Jun 1997, pp. 252–257.Google Scholar
  18. [RaGu95]
    J. Rabaey, L. Guerra and R. Mehra, “Design Guidance in the Power Dimension”, In Proceedings of ICASSP 95, May 1995.Google Scholar
  19. [RaPe96]
    J. Rabaey and M. Pedram (eds.), Low Power Design Methodologies, Kluwer Academic Publishers, 1996.Google Scholar
  20. [ScSt93]
    G. Schmidt, T. Strohlein, Relations and Graphs - Discrete Mathematics for Computer Scientists, Springer-Verlag, 1993.Google Scholar
  21. [Sma196]
    C. Small, The Statistical Theory of Shape“, Springer-Verlag, 1996.Google Scholar
  22. [VeJa97]
    G. Veciana and M. Jacome, “Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance”,Technical Report, The University of Texas at Austin, Mar 1997. (also submitted to a conference)Google Scholar
  23. [Wo1f95]
    S. Wolf, “Silicon Processing for the VLSI Era. Volume 3 - The Submicron MOSFET”, Lattice Press, 1995.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1998

Authors and Affiliations

  • Margarida F. Jacome
  • Juan Carlos López

There are no affiliations available

Personalised recommendations