## Abstract

Motivated by the commercial success of the wireline communication products, mixed-signal designers are being pushed to integrate A/D and D/A interfaces featuring 12- to 16-bit effective resolution for signal bandwidths well in excess of 1MHz [1]. These specifications must be achieved in a low-voltage scenario, making use of poor performance (and often badly characterized) devices, which decreases the “analog speed” of deep-submicron CMOS processes.

## Keywords

Quantization Error Integrator Weight Input Transistor Unitary Capacitor Capacitor Mismatch
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

## Preview

Unable to display preview. Download preview PDF.

## References

- [1]HJ. Casier: “Requirements for Embedded Data Converters in an ADSL Communication System,”
*in Proc. of the IEEE ICECS’01*, vol. I, pp. 489–492, September 2001, Malta.Google Scholar - [2]S. R. Norsworthy, R. Schereier and G. C. Temes (Editors):
*Delta-Sigma Data Converters: Theory, Design and Simulation*, IEEE Press, 1996.Google Scholar - [3]F. Medeiro, B. Pérez-Verdú and A. Rodríguez-Vázquez: “A 13-bit, 2.2-MS/s, 55-mW Multibit Cascade ΣΔ Modulator in CMOS 0.7-μm Single-Poly Technology,”
*IEEE J. of Solid-State Circuits*, vol. 34, pp. 748–760, June 1999.CrossRefGoogle Scholar - [4]A.R. Feldman, B. E. Boser, and P. R. Gray: “A 13-Bit, 1.4-MS/s Sigma-Delta Modulator for RF Baseband Channel Applications,”
*IEEE J. of Solid-State Circuits*, vol. 33, pp. 1462-1469, October 1998.Google Scholar - [5]T.L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harston: “A Cascaded Sigma-Delta Pipeline A/D Converter with 1.25 MHz Signal Bandwidth and 89 dB SNR,”
*IEEE J. of Solid-State Circuits*, vol. 32, n. 12, pp. 1896–1906, December 1997.CrossRefGoogle Scholar - [6]I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S.-L. Chan: “A 90-dB SNR 2.5-MHz Output-Rate ADC Using Cascaded Multibit Delta-Sigma Modulation at 8x Oversampling,”
*IEEE J. of Solid-State Circuits*, vol. 35, pp. 1820–1828, December 2000.CrossRefGoogle Scholar - [7]K. Vleugels, S. Rabii, and B.A. Wooley: “A 2.5-V Sigma-Delta Modulator for Broadband Communications Applications,”
*IEEE J. of Solid-State Circuits*, vol. 36, pp. 1887–1899, Dec. 2001.CrossRefGoogle Scholar - [8]Y. Geerts, M.S.J. Steyaert, and W. Sansen: “A High-Performance Multibit ΣΔ CMOS ADC,”
*IEEE J. of Solid-State Circuits*, vol. 35, pp. 1829–1840, December 2000.CrossRefGoogle Scholar - [9]T.-H. Kuo, K.-D. Chen and H.-R. Yeng: “A Wideband CMOS Sigma-Delta Modulator with Incremental Data Weighted Averaging,”
*IEEE J. of Solid-State Circuits*, vol. 37, pp. 2–10, January 2002.CrossRefGoogle Scholar - [10]R. del Rio, J. M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez: “Top-down Design of a xDSL 14-bit 4-MS/s Sigma-Delta Modulator in Digital CMOS Technology,” in
*Proc. of the Design, Automation and Test in Europe Conf*, pp. 348-351, March 2001.Google Scholar - [11]F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez:
*Top-Down Design of High-Performance Sigma-Delta Modulators*, Kluwer Academic Publishers, 1999.Google Scholar - [12]F. Op’T Eynde and W. Sansen:
*Analog Interfaces for Digital Signal Processing Systems*, Kluwer Academic Publishers, 1993.Google Scholar - [13]W.L. Lee and CG. Sodini: “A Topology for Higher Order Interpolate Coders,” in
*Proc. of IEEE International Symposium on Circuits and Systems*, pp. 459-462, 1987.Google Scholar - [14]S. M. Moussavi and B. H. Leung: “High-Order Single-Stage Single-Bit Oversampling A/D Converter Stabilized with Local Feedback Loops,”
*IEEE Transactions on Circuits and Systems*, vol. 41, pp. 19–25, January 1994.CrossRefGoogle Scholar - [15]T. Cataltepe et al.: “Digitally Corrected Multi-bit ΣΔ Data Converters,” in
*Proc. of IEEE International Symposium on Circuits and Systems*, pp. 647-650, 1989.Google Scholar - [16]M. Sarhang-Nejad and G.C. Temes: “A High-Resolution ΣΔ ADC with Digital Correction and Relaxed Amplifiers Requirements,”
*IEEE J. of Solid-State Circuits*, vol. 28, pp. 648–660, June 1993.CrossRefGoogle Scholar - [17]F. Chen and B. H. Leung: “A High resolution Multibit Sigma-Delta Modulator with Individual Level Averaging,”
*IEEE J. of Solid-State Circuits*, vol. 30, pp. 453–460, April 1995.CrossRefGoogle Scholar - [18]R. T. Baird and T. S. Fiez: “A Low Oversampling Ratio 14-b 500-kHz ΔΣ ADC with a Self-Calibrated Multibit DAC,”
*IEEE Journal of Solid-State Circuits*, vol. 31, pp. 312–320, March 1996.CrossRefGoogle Scholar - [19]O. Nys and R. Henderson: “A Monolithic 19bit 800Hz Low-Power Multi-bit Sigma Delta CMOS ADC using Data Weighted Averaging,” in
*Proc. of European Solid-State Circuits Conference*, pp. 252-255, 1996.Google Scholar - [20]F. Chen and B. Leung: “A Multi-Bit Σ-Δ DAC with Dynamic Element Matching Techniques,” in
*Proc. of IEEE Custom Integrated Circuits Conference*, pp. 16.2.1-16.2.4, May 1992.Google Scholar - [21]Y. Matsuya et al.: “A 16-bit Oversampling A-to-D Conversion Technology Using Triple-Integration Noise Shaping,”
*IEEE J. of Solid-State Circuits*, vol. 22, pp. 921–929. December 1987.CrossRefGoogle Scholar - [22]B. Brandt and B. A. Wooley: “A 50-MHz Multibit ΣΔ Modulator for 12-b 2-MHz A/D Conversion,”
*IEEE J. of Solid-State Circuits*, vol. 26, pp. 1746–1756, December 1991.CrossRefGoogle Scholar - [23]N. Tan and S. Eriksson: “Fourth-Order Two-Stage Delta-Sigma Modulator Using Both 1 Bit and Multibit Quantizers,”
*Electronics Letters*, vol. 29, pp. 937–938, May 1993.Google Scholar - [24]F. Medeiro, B. Pérez-Verdú, J.M. de la Rosa and A. Rodríguez-Vázquez: “Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors,”
*Electronic Letters*, vol. 34, No. 5, pp. 422–424, March 1998.CrossRefGoogle Scholar - [25]V.F. Dias and V. Liberali: “Cascade Pseudomultibit Noise Shaping Modulators,”
*IEE Proceedings-G*, vol. 140, No. 4, pp. 237–246, August 1993.Google Scholar - [26]J.C. Morizio et al.: “14-bit 2.2-MS/s Sigma-Delta ADC’s,”
*IEEE J. of Solid-State Circuits*, vol. 35, pp. 968–976, July 2000.CrossRefGoogle Scholar - [27]J.C.H. Lin: “TSMC 0.25μm Mixed-Signal 1P5M+ MIM Salicide 2.5V/5.0V Design Guideline”, Taiwan Semiconductors Manufacturing Co.Google Scholar
- [28]A. Marques, V. Peluso, M. Steyaert, and W. Sansen: “Analysis of the Trade-off between Bandwidth, Resolution and Power in Delta-Sigma Analog to Digital Converters,” in
*Proc. of IEEE ICECS*, vol. 2, pp. 153–156, Lisbon, September 1998.Google Scholar - [29]B. Razavi:
*Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 2001.Google Scholar - [30]F. Maloberti:
*Analog Design for CMOS VLSI Systems*, Kluwer Academic Publishers, 2001.Google Scholar - [31]Y. Tsividis,
*Mixed Analog-Digital VLSI Devices and Technology*, McG.-Hill,1996.Google Scholar - [32]Y. Taur and T.H. Ning:
*Fundamentals of Modern VLSI Devices*, Cambridge University Press, 1998.Google Scholar - [33]R. del Rio, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez: “Reliable Analysis of Settling Errors in SC Integrators — Application to ΣΔ Modulators,”
*Electronics Letters*, vol. 36, pp. 503–504, March 2000.CrossRefGoogle Scholar - [34]F. Goodenough: “Analog Technologies of all Varieties Dominate ISSCC,”
*Electronic Design*, vol. 44, pp. 96–111, February 1996.Google Scholar - [35]A. M. Marques, V. Peluso, M.SJ. Steyaert, and W. Sansen: “A 15-b Resolution 2-MHz Nyquist Rate ΔΣ ADC in a 1-jnm CMOS Technology,”
*IEEE J. of Solid-State Circuits*, vol. 33, pp. 1065–1075, July 1998.CrossRefGoogle Scholar - [36]G.M. Yin, F. Op’t Eynde, and W. Sansen, “A High-Speed CMOS Comparator with 8-b Resolution,”,
*IEEE J. of Solid-State Circuits*, vol. 27, pp. 208–211, Feb. 1992.CrossRefGoogle Scholar - [37]W. Yu, S. Sen, and B.H. Leung, “Distortion Analysis of MOS Track-and-Hold Sampling Mixers Using Time-Varying Volterra Series,”
*IEEE Trans, on Circuits and Systems II*, vol. 46, pp. 101–113, Feb. 1999.CrossRefGoogle Scholar

## Copyright information

© Springer Science+Business Media New York 2003