Logarithmic Analogue-to-Digital Converters

  • Jorge Guilherme
  • Joao Vital
Chapter

Abstract

Logarithmic signal processing is a topic that exists in the communications engineer’s vocabulary for a long time. Sometimes refered as compression, it is a technique to adapt the dynamics of signals to the dynamics of the system where it is to be processed or transmitted. Probably, the most common application of compression is the telephone system, where the voice signal is compressed to a digital 8-bit signal [1–3]. Other applications such as critical military radar systems in electronic warfare, sonar/ultrasound and instrumentation applications requiring the compression of wide-dynamic-range signals, use common logarithmic amplifiers [4–7].

Keywords

Solid State Circuit Variable Gain Amplifier Programmable Gain Amplifier Digital Calibration Flash Converter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Bruce Carlson, Communication Systems, McGraw-Hill Company 1986.Google Scholar
  2. [2]
    Transmission performance characteristic of pulse code modulation channels, ITUT Recommendation G.712.Google Scholar
  3. [3]
    Y. P Tsividis, V. Gopinathan and L. Tóth, “Companding in Signal Processing”, Electronic Letters Vol. 26, no. 17, pp. 1331–1332, 16th August 1990.CrossRefGoogle Scholar
  4. [4]
    A. K. Oki, M. E. Kim, G. M. Gorman and J. B. Camou, “High-Performance GaAs Heterojunction Bipolar Transistor Monolithic Logarithmic IF Amplifiers”, IEEE Transactions on Microwave Theory and Techniques, vol. 36, no. 12, pp. 1958–1965, December 1988.CrossRefGoogle Scholar
  5. [5]
    Willian L. Barber and Edmund R. Brown, “A True logarithmic Amplifier for Radar IF Applications”, IEEE Journal of Solid State Circuits, vol. SC-15, no. 3, pp. 291–295, June 1980.CrossRefGoogle Scholar
  6. [6]
    Katsuji Kimura, “A CMOS Logarithmic IF Amplifier with Unbalanced Source-Coupled Pairs”, IEEE Journal of Solid State Circuits, vol. 28, no. 1, pp. 78–83, January 1993.CrossRefGoogle Scholar
  7. [7]
    Bill Schweber, “Log and Limiting Amps Tame Rowdy Communications Signals”, Electronic Design News, pp. 117-126, August 1999.Google Scholar
  8. [8]
    Douglas R. Frey, “Exponential State Space Filters: A Generic current Mode design Strategy”, IEEE Transactions on Circuits and SystemsI: Fundamental Theory and Applications, vol. 43, no. 1, pp. 34–42, January 1996.MathSciNetCrossRefGoogle Scholar
  9. [9]
    Gordon W. Roberts and Vincent W. Leung, Design and Analysis of Integrated-Based Log-Domain Filter Circuits, Kluwer Academic Publishers, 2000.Google Scholar
  10. [10]
    M. N. El-Gamal and G. W. Roberts, “Very High-Frequency Log-domain Bandpass Filters”, IEEE Transactions on Circuits and Systems II, vol. 45, no. 9, pp. 1188–1198, September 1998.CrossRefGoogle Scholar
  11. [11]
    S. Cantarano and G. V. Pallottino, “Logarithmic Analog-to-Digital Converters: A Survey”, IEEE Transactions on Instrumentation and Measurement, vol. IM-22, no. 3, pp. 201–213, September 1973.CrossRefGoogle Scholar
  12. [12]
    Henry O. Kunz, “Exponential D/A Converter with a Dynamic Range of Eight Decades”, IEEE Transactions on Circuits and Systems, vol. CAS-25, no. 7, pp. 522–526, July 1978.CrossRefGoogle Scholar
  13. [13]
    Yannis P. Tsividis, Paul R. Gray, David A Hodges and Jacob Chacko, “A Segmented μ-255 Law PCM Voice Encoder Utilizing NMOS Technology”, IEEE Journal of Solid State Circuits, SC-11, pp. 740-747, December 1976.Google Scholar
  14. [14]
    Jorge Guilherme and José E. Franca, “Digitally-Controlled Analogue Signal Processing and Conversion Techniques Employing a Logarithmic Building Block”, Proc. IEEE International Symposium on Circuits and Systems Vol. 5 pp. 377–380, London May 1994.Google Scholar
  15. [15]
    Gottschalk, “Logarithmic Analog-to-Digital Converter using Switched Attenuators”, Rev. Sci. Instrum. No. 49, pp. 200–204, February 1978.CrossRefGoogle Scholar
  16. [16]
    Jorge Guilherme, João Vital and José Franca, “New CMOS Logarithmic Two-Step Flash A/D Converts with Digital Error Correction”, Proc. IEEE 38 th Midwest Symposium on Circuits and Systems, pp. 881-884, August 1995.Google Scholar
  17. [17]
    Graeme J., “Digital gain control streamlines signal-aquisition systems”, Electronic Design News, pp. 171-180, May 1986.Google Scholar
  18. [18]
    Burrier R., et all, “Floating-point converter uses hardware to get a 20-bit dynamic range”, Electronic Design, pp. 175-186, September 1984.Google Scholar
  19. [19]
    J. N Lygouras, “Nonlinear ADC with Digitally Selectable Quantizing Characteristic”, IEEE Transaction on Nuclear Science, vol. 35, no. 5, pp. 1088–1091, October 1988.CrossRefGoogle Scholar
  20. [20]
    Dineh K. Anvekar and B. S. Sonde, “A Programmable Nonlinear ADC Using Optimal-Sized ROM”, IEEE Transaction on Instrumentation and Measurement, vol. 40, no. 6, pp. 1031–1035, December 1991.CrossRefGoogle Scholar
  21. [21]
    Zhang Z. and G. S. Ternes, “Multi-bit Oversampled Σ-Δ A/D Converter with Nonuniform Quantization”, Electronic Letters, vol. 27, no. 6, pp. 528–529, March 1991.CrossRefGoogle Scholar
  22. [22]
    L. Hernandez and S. Paton, “Noise Shaping Modulator with Logarithmic Response”, Electronic Letters, vol. 35, no. 12, pp. 955–956, June 1999.CrossRefGoogle Scholar
  23. [23]
    J. N. Lygouras, “Non-Linear Analog-to-Digital Conversion Through PWM”, Internationaljournal of Electronics, vol. 62, no. 3, pp. 347–352, 1987.CrossRefGoogle Scholar
  24. [24]
    Jorge Guilherme and José Franca, “New CMOS Logarithmic A/D Converters Employing Pipeline and Algorithmic Architectures”, Proc. IEEE International Symposium on Circuits and Systems, pp. 529-532, May 1995.Google Scholar
  25. [25]
    Jorge Guilherme, “Circuitos Integrados CMOS para Processamento em Radiocomunicações”, Master Thesis, Institute Superior Técnico, Technical University of Lisbon, November 1994.Google Scholar
  26. [26]
    B. Hallgren and H. Verweij, “New Developments in Time Pulse Height Digitizers”, IEEE Transactions on Nuclear Science, vol. NS-27, no. 1, pp. 333–337, February 1980.CrossRefGoogle Scholar
  27. [27]
    Dwight U. Thompson and Bruce A. Wooly, “A 15-bit Pipelined CMOS Floating-Point A/D Converter”, IEEE Journal of Solid State Circuits, vol. 36, no. 2, pp. 299–303, February 2001.CrossRefGoogle Scholar
  28. [28]
    Johan Piper and Jiren Yuan, “Realization of a Floating-Point A/D Converter”, IEEE International Symposium on Circuits and Systems, vol. I, pp. 404–407, Sydney May 2001.Google Scholar
  29. [29]
    Jiren Yuan and Johan Piper, “Floating-Point Analog-to-Digital Converter”, International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1385–1388, September 1999.Google Scholar
  30. [30]
    F. Francesconi and F. Maloberti, “A Low Power Logarithmic A/D Converter”, IEEE International Symposium on Circuits and Systems, vol. I, pp. 473–476, 1996.Google Scholar
  31. [31]
    Jorge Guilherme, Nuno Horta and José Franca, “Symbolic Synthesis of Non-Linear Data Converters”, IEEE International Conference on Electronics, Circuits and Systems, pp. 3.219-3.222, Lisbon September 1998.Google Scholar
  32. [32]
    Jorge Guilherme, João Vital and José Franca, “A True Logarithmic Analog-to-Digital Pipeline Converter with 1.5bit/stage and Digital Correction”, IEEE International Conference on Electronics, Circuits and Systems, pp. 393-396, September Malta 2001.Google Scholar
  33. [33]
    Jorge Guilherme, João Vital and José Franca, “A CMOS Logarithmic Pipeline A/D Converter with a Dynamic Range of 80 dB”, IEEE International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, September 2002.Google Scholar
  34. [34]
    Thomas F. Schubert Jr., “Simulation of the Effect of Companding on Quantization Noise in Digital Communication Systems”, IEEE Transaction on Education, vol. 37, no. 1, pp. 47–50, February 1994.MathSciNetCrossRefGoogle Scholar
  35. [35]
    Denis J. G. Mestdagh and Lennart B. Olsson, “Transmitter & Receiver Clipping Mitigation in DMT Transceivers”, Analog Circuit Design Series, Kluwer Academic Publishers 1999.Google Scholar
  36. [36]
    IEEE Std 1241, IEEE standard for terminology and test methods for analog-to-digital converters.Google Scholar
  37. [37]
    Giovanni Bucci, Marco Faccio and Carmine Landi, “The performance test of a piece-linear A/D converter”, IEEE Instrumentation and Measurement Technology Conference, pp. 1223.1228, St. Paul USA May 1998.Google Scholar
  38. [38]
    Jorge Guilherme, João Vital and José Franca, “Performance Testing of Logarithmic Analog-to-Digital Converters”, 11 th IMEKO TC-4 Symposium trends in Electrical Measurement and Instrumentation and 6 th EuroWorkshop on ADC modeling and testing, Lisbon September 2001.Google Scholar
  39. [39]
    Seung-Hoon Lee and Bang-Sub Song, “Digital-Domain Calibration of Multistep Analog-to-Digital Converters”, IEEE Journal of Solid State Circuits, Vol. 27, No. 12, December 1992.Google Scholar
  40. [40]
    Andrew G. F. Dingwall and Victor Zazzu, “An 8-MHz CMOS Subranging 8-bit A/D Converter”, IEEE Journal of Solid State Circuits, vol. SC-20, No.6, pp. 1138–1143, December 1985.CrossRefGoogle Scholar
  41. [41]
    Carlos Salema, Feixes Hertesianos, AEIST, Institute Superior Técnico, Technical University of Lisbon, Portugal, 1995.Google Scholar
  42. [42]
    Jonh Bellamy, Digital Telephony, Wiley 1982.Google Scholar
  43. [43]
    Rudy Van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer 1994.Google Scholar

Copyright information

© Springer Science+Business Media New York 2003

Authors and Affiliations

  • Jorge Guilherme
  • Joao Vital

There are no affiliations available

Personalised recommendations