Systematic Computer-Aided Design Methodology for CMOS Data Converters

Analog design in the footsteps of Antonio Gaudi
  • Georges Gielen
  • Kenneth Francken
Chapter

Abstract

This chapter presents a systematic design methodology for CMOS data converters that are used as embedded macrocells in integrated VLSI systems. The approach is illustrated with examples from different types of data converters. A generic behavioral model, that includes the most important nonidealities in a parameterized way, is used for system-level exploration to define the converter’s individual specifications within the system. The architecture of the converter and the sizes of the devices are then determined using a two-level performance-driven design methodology. At the converter architectectural level the architectural decisions (the exact converter topology and the subblock requirements) are determined. This can be automated by combining an optimization algorithm with a fast behavioral simulation of the converter. The derived subblock specifications then serve as input for the circuit sizing (optimization) of the individual subblocks. This is then followed by the layout generation phase. This procedure will be illustrated with the high-level synthesis of a ΔΣ converter and the entire design of a Nyquist-rate converter. Also, special layout tools for the generation of regular structures with complex connectivity, typical for data converters, are presented. Finally in the design methodology, a detailed behavioral model is extracted from the completed design, combining in accurate detail the major nonidealities such as static (e.g. INL, DNL) and dynamic (e.g. glitch, SFDR) behavior. The whole methodology is illustrated with several data converter design examples. The experimental results demonstrate how the described methodology and supporting tools drastically reduce the total design time for embedded data converters, thereby significantly increasing analog design productivity.

Keywords

Current Source Data Converter Architectural Decision Converter Design Systematic Design Methodology 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Georges Gielen and Rob Rutenbar, “Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits,”, Proceedings of the IEEE, vol. 88, no. 12, pp. 1825–1854, December 2000.CrossRefGoogle Scholar
  2. [2]
    Geert Van der Plas, Geert Debyser, Francky Leyn, Koen Lampaert, Jan Van-denbussche, Georges Gielen, Willy Sansen, Petar Veselinovic, and Domine Leenaerts, “AMGIE — A Synthesis Environment for CMOS Analog Integrated Circuits,”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1037–1058, September 2001.CrossRefGoogle Scholar
  3. [3]
    R. Phelps, M. Krasnicki, R. Rutenbar, L. R. Carley, and J. Heliums, “ANACONDA: Simulation-Based Synthesis of Analog Circuits Via Stochastic Pattern Search,”, IEEE Transactions on Computer—Aided Design of Integrated Circuits and Systems, vol. 19, no. 6, pp. 703–717, June 2000.CrossRefGoogle Scholar
  4. [4]
    F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vázquez, and J. Huertas, “A Vertically Integrated Tool for Automated Design of ΔΣ modulators,”, IEEE Journal of Solid-State Circuits, vol. 30, no. 7, pp. 762–772, 1995.CrossRefGoogle Scholar
  5. [5]
    M. del Mar Hershenson, S. Boyd, and T. Lee, “Optimal Design of a CMOS Op-Amp Via Geometric Programming,”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 1–21, January 2001.CrossRefGoogle Scholar
  6. [6]
    G. Gielen and J. da Franca, “CAD Tools for Data Converter Design: An Overview,”, IEEE Transactions on Circuits and Systems II, vol. 43, no. 2, pp. 77–89, February 1996.CrossRefGoogle Scholar
  7. [7]
    P. Kinget and M. Steyaert, “Impact of Transistor Mismatch on the Speed-Accuracy-Power Trade-Off of Analog CMOS Circuits,” in Proceedings Custom Integrated Circuits Conference (CICC), 1996, pp. 333-336.Google Scholar
  8. [8]
    E. Liu, A. Sangiovanni-Vincentelli, G. Gielen, and P. Gray, “A Behavioral Representation for Nyquist-rate A/D Converters,” in Proceedings IEEE/ACM International Conference on Computer—Aided Design (ICCAD), 1991, pp. 386-389.Google Scholar
  9. [9]
    J. Vandenbussche et al., “Behavioral Model for D/A Converters as VSI Virtual Components,” in Proceedings Custom Integrated Circuits Conference (CICC), May 1998, pp. 473-477.Google Scholar
  10. [10]
    K. Francken, P. Vancorenland, and G. Gielen, “DAISY: A Simulation-Based High-Level Synthesis Tool for ΔΣ Modulators,” in Proceedings IEEE/ACM International Conference on Computer—Aided Design (ICCAD), November 5–9 2000, pp. 188-192.Google Scholar
  11. [11]
    K. Francken, M. Vogels, and G. Gielen, “Dedicated System-Level Simulation of ΔΣ Modulators,” in Proceedings Custom Integrated Circuits Conference (CICC), May 6–9 2001, pp. 349-352.Google Scholar
  12. [12]
    R. Storn, “On the Usage of Differential Evolution for Function Optimization,” in NAFIPS, 1996, pp. 519-523.Google Scholar
  13. [13]
    Y. Geerts, A. Marques, M. Steyaert, and W. Sansen, “A 3.3 V 15-bit Delta-Sigma ADC with a Signal Bandwith of 1.1 MHz for ADSL-applications,” IEEE Journal of Solid-State Circuits, vol. 34, no. 1, pp. 927–936, February 7–9 1999.CrossRefGoogle Scholar
  14. [14]
    Behzad Razavi, Principles of Data Conversion System Design, IEEE Press, 1995.Google Scholar
  15. [15]
    R. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic Publishers, 1993.Google Scholar
  16. [16]
    Geert Van der Plas, Jan Vandenbussche, Willy Sansen, Michiel Steyaert, and Georges Gielen, “A 14-bit Intrinsic Accuracy Q 2 Random Walk High-Speed CMOS DAC,”, IEEE Journal of Solid-State Circuits, vol. 34, no. 12, pp. 1708–1718, December 1999.CrossRefGoogle Scholar
  17. [17]
    J. Bastos, M. Steyaert, and W. Sansen, “A High Yield 12-bit 250 MS/s CMOS D/A Converter,” in Proceedings Custom Integrated Circuits Conference (CICC), May 1996, pp. 431-434.Google Scholar
  18. [18]
    C-H. Lin and K. Bult, “A 10b 500 MSamples/s CMOS DAC in 0.6 //m2,”, IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1948–1958, December 1998.CrossRefGoogle Scholar
  19. [19]
    J. Bastos, A. Marques, M. Steyaert, and W. Sansen, “A 12-bit Intrinisic Accuracy High-Speed CMOS DAC,”, IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1959–1969, December 1998.CrossRefGoogle Scholar
  20. [20]
    A. Van den Bosch et al., “A 12 bit 200 MHz Low Glitch CMOS D/A Converter,” in Proceedings Custom Integrated Circuits Conference (CICC), May 1998, pp. 249-252.Google Scholar
  21. [21]
    T. Wu et al., “A Low Glitch 10-bit 75-MHz CMOS Video D/A Converter,”, IEEE Journal of Solid-State Circuits, vol. 30, no. 1, pp. 68–72, January 1995.CrossRefGoogle Scholar
  22. [22]
    G. Van der Pias, J. Vandenbussche, G. Gielen, and W. Sansen, “A Layout Synthesis Methodology for Array-Type Analog Blocks,”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 6, pp. 645–661, June 2002.CrossRefGoogle Scholar
  23. [23]
    J. Vandenbussche et al., “Systematic Design of High-Accuracy Current-Steering D/A Converter Macrocells for Integrated VLSI Systems,”, IEEE Transactions on Circuits and Systems II, vol. 48, no. 3, pp. 300–309, March 2001. CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, December 1999.MathSciNetCrossRefGoogle Scholar
  24. [17]
    J. Bastos, M. Steyaert, and W. Sansen, “A High Yield 12-bit 250 MS/s CMOS D/A Converter,” in Proceedings Custom Integrated Circuits Conference (CICC), May 1996, pp. 431-434.Google Scholar
  25. [18]
    C-H. Lin and K. Bult, “A 10b 500 MSamples/s CMOS DAC in 0.6 μm 2,”, IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1948–1958, December 1998.CrossRefGoogle Scholar
  26. [19]
    J. Bastos, A. Marques, M. Steyaert, and W. Sansen, “A 12-bit Intrinisic Accuracy High-Speed CMOS DAC,”, IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1959–1969, December 1998.CrossRefGoogle Scholar
  27. [20]
    A. Van den Bosch et al., “A 12 bit 200 MHz Low Glitch CMOS D/A Converter,” in Proceedings Custom Integrated Circuits Conference (CICC), May 1998, pp. 249-252.Google Scholar
  28. [21]
    T. Wu et al., “A Low Glitch 10-bit 75-MHz CMOS Video D/A Converter,”, IEEE Journal of Solid-State Circuits, vol. 30, no. 1, pp. 68–72, January 1995.CrossRefGoogle Scholar
  29. [22]
    G. Van der Plas, J. Vandenbussche, G. Gielen, and W. Sansen, “A Layout Synthesis Methodology for Array-Type Analog Blocks,”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 6, pp. 645–661, June 2002.CrossRefGoogle Scholar
  30. [23]
    J. Vandenbussche et al., “Systematic Design of High-Accuracy Current-Steering D/A Converter Macrocells for Integrated VLSI Systems,”, IEEE Transactions on Circuits and Systems II, vol. 48, no. 3, pp. 300–309, March 2001.MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2003

Authors and Affiliations

  • Georges Gielen
  • Kenneth Francken

There are no affiliations available

Personalised recommendations