Abstract
In the field of digital signal processing, the concept of sampling a continuous-time process is fundamental. Sampling means extracting a set of numbers that in some sense represent the process that is being sampled.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
C. E. Shannon, “Communications in the presence of noise”, Proc. IRE, vol. 37, pp. 10–21, Jan. 1949.
D. A. Linden, “A discussion of sampling theorems”, Proc. IRE, vol. 47, pp. 1219–1226, July 1959.
R. E. Crochiere and L. R. Rabiner, “Interpolation and decimation of digital signals — A tutorial review”, Proc. IEEE, vol. 69, pp. 300–331, March 1981.
R. E. Crochiere and L. R. Rabiner, Multirate Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, USA, 1983.
P. P. Vaidyanathan, “Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial”, Proc. IEEE, vol. 78, pp. 56–93, Jan. 1990.
T. Chen, L. Qiu, and E. W. Bai, “General multirate building structures with application to nonuniform filter banks”, IEEE Trans. Circuits and Systems — II: Analog and Digital Signal Processing, vol. 45, pp. 948–958, Aug. 1998.
H. Johansson and L. Wanhammar, “Filter structures composed of all-pass and FIR filters for interpolation and decimation by a factor of two”, IEEE Trans. Circuits and Systems — II: Analog and Digital Signal Processing, vol. 46, pp. 896–895, July 1999.
L. B. Jackson, Signals, Systems, and Transforms, Addison-Wesley, Reading, MA, USA, 1991.
A. V. Oppenheim and A. S. Willsky, Signals & Systems (2nd ed.), Prentice-Hall, Upper Saddle River, NJ, USA, 1997.
S. Chu and C. S. Burrus, “Multirate filter designs using comb filters”, IEEE Trans. Circuits and Systems, vol. 31, pp. 913–924, Nov. 1984.
L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, USA, 1975.
K. Azadet and C. J. Nicol, “Low-power equalizer architectures for high-speed modems”, IEEE Communications Mag., vol. 36, no. 10, pp. 118–126, Oct. 1998.
P. Pirsch, Architectures for Digital Signal Processing, John Wiley & Sons, Chichester, UK, 1998.
J. C. Candy, “Decimation for sigma delta modulation”, IEEE Trans. Communications, vol. 34. pp. 72–76, Jan. 1986.
K. Y. Khoo, A. Kwentus, and A.N. Wilson Jr., “A programmable FIR digital filter using CSD coefficients”, IEEE J. Solid-State Circuits, vol. 31, pp. 869–874, June 1996.
A. Chandrakasan, Low-power digital CMOS design, PhD thesis, University of California at Berkeley, UCB/ERL Memorandum No. M94/65, Aug. 1994.
A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, “Optimizing power using transformations”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 14, pp. 12–31, Jan. 1995.
S. Devadas and S. Malik, “A survey of optimization techniques targeting low power VLSI circuits”, Proc. 32 nd ACM/IEEE Design Automation Conference, San Francisco, CA, USA, June 1995.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Liberali, V., Rossi, R., Torelli, G. (2003). Decimation Filter Design for Sigma-Delta Converters. In: Rodríguez-Vázquez, A., Medeiro, F., Janssens, E. (eds) CMOS Telecom Data Converters. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3724-0_12
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3724-0_12
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5382-7
Online ISBN: 978-1-4757-3724-0
eBook Packages: Springer Book Archive