Abstract
This paper presents a DEVS-based methodology for systems development. The methodology is a unified framework for developing real-time software systems in which logical analysis, performance evaluation, and implementation can be performed, all based on the DEVS formalism. Extended DEVS formalisms, namely Communicating DEVS for logical analysis and Real-time DEVS for implementation are given. Interpretation means associated with the formalisms are also given. An example of development of alternating bit protocol within the framework demonstrates effectiveness of the methodology.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ahn, M.S. and T.G. Kim, “A Framework for Hybrid Modeling/Simulation of Discrete Event Systems,” AIS’94, pp. 199–205, Dec, 1994, Gainesville, FL.
Bartlett, K.A., R.A. Scantlebury and P.T. Wilkinson, “A note on reliable full-duplex transmission over half-duplex lines,” Comm. of the ACM, 12(5):260–265. 1969.
Clarke, E.M., E.A. Emerson and A.P. Sistla, “Automatic verification of finite state concurrent systems using temporal logic,” ACM Transactions on Programming Languages and Systems, 8:244–263, 1986.
Cho, S.M. and T.G. Kim, “Real-time DEVS Simulation: Concurrent Time-selective Execution of Combined RT-DEVS and Interactive Environment,” SCSC-98, pp 410–415, Reno, Nevada, U.S.A., 1998.
Choi, Y. and T.G. Kim, “Reusability Measure of DEVS Simulation Models in DEVSim++ Environment,” Proc. of SPIE-97, pp. 244–255, Orlando, FL, U.S.A. 1997.
Heymann, M., “Concurrency and discrete event control,” IEEE Control Systems Magazine, 10(4): 103–112, Jun. 1990.
Holzmann, G.J., Design and Validation of Computer Protocols. Prentice Hall, 1991.
Hong, G.P. and T.G. Kim, “A Framework for Verifying Discrete Event Models Within a DEVS-Based System Development Methodology,” Transactions of the Society for Computer Simulation, Vol. 13, No. 1, 19–34, 1996.
Hong, J. S., H. S. Song, T. G. Kim and K. H. Park, “A Real-time Discrete Event System Specification Formalism for Seamless Real-time Software Development,” Discrete Event Dynamic Systems, vol. 7, pp. 355–375, 1997.
Kim, T.G., et al, “System Entity Structuring and Model Base Management,” IEEE Tran SMC, 20(5), pp. 1013–1024, 1990
Kim, T.G. and B.P. Zeigler, “The DEVS-Scheme Modeling and Simulation Environment,” Knowledge-Based Simulation, Chapter 3, pp. 20–35, 1991.
Kim, T.G. and S.B. Park, “The DEVS Formalism: Hierarchical Modular Systems Specification in C++, ” 1992 European Simulation Multiconference, pp. 152–156, June, 1992, York, England.
Kim, K.H., Y.R. Seong and T.G. Kim, “Distributed Simulation of Hierarchical DEVS Models: Hierarchical Scheduling Locally and Time Warp Globally,” Transactions for SCS, vol. 13, no.3, pp. 135–154, 1996.
Kim, T.G. and M.S. Ahn, “Reusable Simulation Models in an Object-Oriented Framework,” Chapter 4, Object-Oriented Simulation, IEEE Press, 1996.
Kim, Y.J. and T.G. Kim, “A Heterogeneous Distributed Simulation Framework Based on DEVS Formalism,” AIS’96, pp. 116–121, San Diego, CA, 1996.
Kim, Y.J., J.H. Cho, and T.G. Kim, “DEVS-HLA: Heterogeneous Simulation Framework Using DEVS Bus Implemented on RTI,” In Proceedings of the 1999 Summer Computer Simulation Conference, pp 37–42, Chicago, IL, 1999.
Manna, Z. and A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems, Springer-Verlag, N.Y., 1992.
Milner, R., A Calculus of Communicating Systems, Volume 92 of Lecture Notes in Computer Science, Springer-Verlag, 1980.
Ostroff, J.S., Temporal Logic for Real-Time Systems. Research Studies Press, 1989.
Paige, R. and R.E. Tarjan, “Three Partition Refinement Algorithms,” SIAM Journal of Computing, 16(6):973–989, Dec. 1987.
Seong, Y.R., T.G. Kim and K.H. Park, “Mapping Modular, Hierarchical Discrete Event Models in a Hypercube Multicomputer,” Simulation Practice and Theory, vol. 2, no. 6, pp. 257–275, 1995.
Zeigler, B.P., Multifaceted Modelling and Discrete-Event Simulation. Academic Press, 1984.
Zeigler, B.P., Object-oriented Simulation with Hierarchical Modular Models, Academic Press, 1990.
Zeigler, B.P., H. Praehofer, and T.G. Kim, Theory of Modeling and Simulation(2ndEd), Academic Press, 2000.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer Science+Business Media New York
About this chapter
Cite this chapter
Kim, T.G., Cho, S.M., Lee, W. (2001). DEVS Framework for Systems Development: Unified Specification for Logical Analysis, Performance Evaluation and Implementation. In: Sarjoughian, H.S., Cellier, F.E. (eds) Discrete Event Modeling and Simulation Technologies. Springer, New York, NY. https://doi.org/10.1007/978-1-4757-3554-3_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3554-3_8
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-2868-9
Online ISBN: 978-1-4757-3554-3
eBook Packages: Springer Book Archive