Advertisement

Interconnect Modeling and Design With Consideration of Inductance

Part of the Network Theory and Applications book series (NETA, volume 8)

Abstract

Given the growing importance of interconnects in performance, reliability, cost, and power dissipation for high-performance circuits and systems, interconnect modeling and optimization has been an active research area [1]. However, most existing work on interconnect modeling and optimization assumes an RC interconnect model, which becomes increasingly inadequate as the on-chip inductive effect gains prominence in gigahertz designs. A simple rule of thumb is that the inductance should be considered if resistance R and reactance ωL have similar values, where L is inductance and ω = 2πf with f being the operating frequency. In Figure 1(a), we compare R and ωL under different operating frequencies. We used the three-dimensional electromagnetic field solver Fast Henry [2] to compute R and ωL for a typical global interconnect, which is 0.8µm wide, 2µm tall, and 2000µm long. One may easily see that ωL starts to outweigh the resistance at the operating frequency of approximate one gigahertz. As the operating frequency is larger than the clock frequency due to the harmonic effect,1 on-chip inductance should be considered in the layout design for circuits of gigahertz clock frequencies.

Keywords

Mutual Inductance Loop Inductance Signal Trace Spice Simulation Design Automation Conf 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    J. Cong, L. He, C.-K. Koh, and P. H. Madden, “Performance optimization of VLSI interconnect layout,” Integration, the VLSI Journal, vol. 21, pp. 1–94, 1996.zbMATHCrossRefGoogle Scholar
  2. [2]
    M. Kamon, M. Tsuk, and J. White, “Fasthenry: a multipole-accelerated 3d inductance extraction program,” IEEE Trans. on MTT, 1994.Google Scholar
  3. [3]
    H. Johnson and M. Graham, High-Speed Digital Design A Handbook of Black Magic. Prentice Hall, 1993.Google Scholar
  4. [4]
    J. Lillis, C. Cheng, S. Lin, and N. Chang, High-performance interconnect analysis and synthesis. John Wiley, 1999.Google Scholar
  5. [5]
    D. Zhou, F. P. Preparata, and S. M. Kang, “Interconnection delay in very high-speed VLSI,” IEEE Trans. on CAS, July 1991.Google Scholar
  6. [6]
    A. Deutsch et al.,“When are transmission-line effects important for on-chip wires,” IEEE Trans. on MTT,1997.Google Scholar
  7. [7]
    Y. I. Ismail, E. G. Friedman, and J. L. Neves, “Figures of merit to characterize the importance of on-chip inductance,” in Proc. Design Automation Conf, pp. 560–565, 1998.Google Scholar
  8. [8]
    E. Rosa, “The self and mutual inductance of linear conductors,” Bulletin of the National Bureau of Standards, pp. 301–344, 1908.Google Scholar
  9. [9]
    A. Ruehli, “Inductance calculation in a complex integrated circuit environment,” IBM Journal of Res. and Dev., 1972.Google Scholar
  10. [10]
    A. Ruehli, “Equivalent circuit models for three-dimensional multiconductor systems,” IEEE Trans. on MTT, 1974.Google Scholar
  11. [11]
    Raphael user manual,“ Avant! Corporation.Google Scholar
  12. [12]
    J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali, and S. H.-C. Yen, “Analysis and justification of a simple, practical 2 1/2-d capacitance extraction methodology,” in Proc. Design Automation Conf, pp. 627–632, 1997.CrossRefGoogle Scholar
  13. [13]
    N. Chang, V. Kanevsky, O. S. Nakagawa, K. Rahmat, and S.-Y. Oh, “Fast generation of statistically-based worst-case modeling of on-chip interconnect,” in IEEE ICCD,1997. Interconnect Modeling and Design With Consideration of Inductance 189Google Scholar
  14. [14]
    F. W. Grover, Inductance Calculations: working formulas and tables. Dover Publications.Google Scholar
  15. [15]
    W. Press, S. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C. Cambridge University Press, 1992.Google Scholar
  16. [16]
    N. Chang, S. Lin,.L. He, O. S. Nakagawa, and W. Xie, “Clocktree RLC extraction with efficient inductance modeling,” in Design Automation and Test in Europe, March 2000.Google Scholar
  17. [17]
    X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang, “On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation,” in Proc. IEEE Custom Integrated Circuits Conference, May 2000.Google Scholar
  18. [18]
    M. Xu and L. He, “An efficient model for frequency-dependent on-chip inductance,” in Proc. the Sixth Great Lakes Symp. on VLSI, 2001.Google Scholar
  19. [19]
    M. W. Beattie and L. Pileggi, “IC analyses including extracted inductance model,” in Proc. Design Automation Conf, 1999.Google Scholar
  20. [20]
    L. He and S. Lin, “Interconnect modeling and design for gigascale systems-on-chip with consideration of inductance,” in IEEE International ASIC/SOC Conference, 2000.Google Scholar
  21. [21]
    Y. Cao, C. M. Hu, X. Huang, A. B. Kahng, S. Muddu, D. S. oobandt, and D. Sylvester, “Effects of global interconnect optimizations on per-formance estimation of deep submicron design,” in Proc. Int. Conf. on Computer Aided Design, 2000.Google Scholar
  22. [22]
    J. Cong and C.-K. Koh, “Interconnect layout optimization under higher-order RLC model,” in Proc. Int. Conf. on Computer Aided Design, 1997.Google Scholar
  23. [23]
    T. Xue, E. S. Kuh, and Q. Yu, “A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies,” in Proc. IEEE Multi-Chip Module Conf., pp. 117–121, 1996.Google Scholar
  24. [24]
    Y. I. Ismail and E. G. Friedman, “Effects of inductance on the propagation delay and repeater insertion in VLSI circuits,” in Proc. Design Automation Conf, pp. 721–724, 1999.Google Scholar
  25. [25]
    M. R. Garey and D. S. Johnson, Computers and Intractability. W. H. Freeman, San Francisco, 1979.Google Scholar
  26. [26]
    C. Sechen, “An improved simulated annealing algorithm for row-based placement,” in Proc. Int. Conf. on Computer Aided Design, pp. 478481, 1997.Google Scholar
  27. [27]
    N. Sherwani, Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, 1999.Google Scholar
  28. [28]
    O. Coudert, “Exact coloring of real-life graphs is easy,” in Proc. Design Automation Conf, 1997.Google Scholar
  29. [29]
    D. Kirovski and M. Potkonjak, “Efficient coloring of a large spectrum of graphs,” in Proc. Design Automation Conf, 1998.Google Scholar
  30. [30]
    K. D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, “Rectilinear Steiner trees with minimum Elmore delay,” in Proc. Design Automation Conf, pp. 381–386, 1994.Google Scholar
  31. [31]
    J. Cong and L. He, “Optimal wiresizing for interconnects with multiple sources,” ACM Trans. on Design Automation of Electronics Systems, vol. 1, pp. 478–511, Oct. 1996.CrossRefGoogle Scholar
  32. [32]
    L. He, N. Chang, S. Lin, and O. S. Nakagawa, “An efficient inductance modeling for on-chip interconnects,” in Proc. IEEE Custom Integrated Circuits Conference, pp. 457–460, May 1999.Google Scholar
  33. [33]
    J. D. Ma and L. He, “Simultaneous signal and power routing under keff model,” in The 3rd Intl. Workshop on System-Level Interconnect Prediction, 2001.Google Scholar
  34. [34]
    K. M. Lepak, I. Luwandi, and L. He, “Simultaneous shield insertion and net ordering under explicit noise constraint,” in Proc. Design Automation Conf, 2001.Google Scholar
  35. [35]
    S. Lin, N. Chang, and O. S. Nakagawa, “Quick on-chip self-and mutual-inductance screen,” in International Symposium on Quality of Electronic Design, March 2000.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2001

Authors and Affiliations

  • Lei He
    • 1
  1. 1.Department of Electric and Computer EngineeringUniversity of WisconsinMadisonUSA

Personalised recommendations