Abstract
VHDL is widely used by designers of digital systems for specification, simulation and synthesis. Increasingly, designers are using VHDL at high levels of abstraction as part of the system-level design process. At this level of abstraction, the aggregate behavior of a system is described in a style that is similar to that of software. Data is modeled in abstract form, rather than using any particular binary representation, and functionality is expressed in terms of interacting processes that perform algorithms of varying complexity. A subsequent partitioning step in the design process may determine which aspects of the modeled behavior are to be implemented as hardware subsystems, and which are to be implemented as software.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. J. Ashenden, The Designer’s Guide to VHDL. San Francisco, CA: Morgan Kaufmann, 1996.
P. J. Ashenden and P. A. Wilsey, A Comparison of Alternative Extensions for Data Modeling in VHDL, Dept. Computer Science, University of Adelaide, Technical Report TR-02/ 97, http://ftp.cs.adelaide.edu.au/pub/VHDL/TR-data-modeling.ps, 1997.
P. J. Ashenden and R A. Wilsey, “Considerations on Object-Oriented Extensions to VHDL,” Proceedings of VHDL International Users Forum Spring 1997 Conference,Santa Clara, CA, pp. 109–118. 1997.
P. J. Ashenden and P. A. Wilsey, Principles for Language E.vtension to VHDL to Support High-Level Modeling, Dept. Computer Science, University of Adelaide, Technical Report TR-03/97, http://ftp.cs.adelaide.edu.au/pub/VHDL/TR-principles.ps, 1997.
R J. Ashenden, R A. Wilsey, and D. E. Martin, “Reuse Through Genericity in SUAVE,” Proceedings of VHDL International Users Forum Fall 1997 Conference,Arlington, VA, pp. 170–177, 1997.
R J. Ashenden, R A. Wilsey, and D. E. Martin, SUAVE: A Proposal for Extensions to VHDL for High-Level Modeling, Dept. Computer Science, University of Adelaide, Technical Report TR-97–07, http://ftp.cs.adelaide.edu.au/pub/VHDL/TR-extensions.pdf, 1997.
P. J. Ashenden, P. A. Wilsey, and D. E. Martin, “”SUAVE: Painless Extension for an Object-Oriented VHDL,“ Proceedings of VHDL International Users Forum Fall 1997 Conference, Arlington, VA, pp. 60–67, 1997.
J. Barnes, Ed. Ada 95 Rationale, Lecture Notes in Computer Science, vol. 1247. Berlin, Germany: Springer-Verlag, 1997.
J. Benzakki and B. Djaffri, “Object Oriented Extensions to VHDL: the LaMI Proposal,” Proceedings of Conference on Hardware Description Languages ’97, Toledo, Spain, pp. 334–347, 1997.
G. Booch, Object-Oriented Analysis and Design with Applications. Redwood City, CA: Benjamin/Cummins, 1994.
F. P. Brooks, Jr., The Mythical Man-Month, Anniversary ed. Reading, MA: Addison-Wesley, 1995.
D. Cabanis and S. Medhat, “Classification-Orientation for VHDL: A Specification,” Proceedings of VHDL International Users Forum Spring ’96 Conference, Santa Clara, CA, pp. 265–274, 1996.
O. J. Dahl and K. Nygaard, “Simula: An Algol Based Simulation Language,” Communications of the ACM, vol. 9, no. 9, pp. 671–678, 1966.
J. Gosling, B. Joy, and G. L. Steele, The Java Language Specification. Reading, MA: Addison-Wesley, 1996.
IEEE, Standard VHDL Language Reference Manual. Standard 1076–1993, New York, NY: IEEE, 1993.
ISO/IEC, Ada 95 Reference Manual. International Standard ISO/IEC 8652:1995 (E), Berlin, Germany: Springer-Verlag, 1995.
M. T. Mills, Proposed Object Oriented Programming (OOP) Enhancements to the Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL), Wright Laboratory, Dayton, OH, Tech. Report WL-TR-5025, 1993.
MTL Systems Inc., Standard Analyzer of VHDL Applications for Next-generation Technology (SAVANT). MTL Systems, Inc, http://www.mtl.com/projects/savant/, 1996.
M. Radetzki, W. Putzke, W. Nebel, S. Maginot, J.-M. Bergé, and A.-M. Tagant, “VHDL Language Extensions to Support Abstraction and Re-Use,” Proceedings of Workshop on Libraries, Component Modeling, and Quality Assurance, Toledo, Spain, 1997.
G. Schumacher and W. Nebel, “Inheritance Concept for Signals in Object-Oriented Extensions to VHDL,” Proceedings of Euro-DAC ‘85 with Euro-VHDL ’95, Brighton, UK, pp. 428–435, 1995.
B. Stroustrup, The C++ Programming Language. Reading, MA: Addison-Wesley, 1986.
S. Swamy, A. Molin, and B. Covnot, “OO-VHDL: Object-Oriented Extensions to VHDL,” IEEE Computer, vol. 28, no. 10, pp. 18–26, 1995.
A. Taivalsaari, “On the Notion of Inheritance,” ACM Computing Surveys, vol. 28, no. 3, pp. 438–479, 1996.
R. Wegner, “Dimensions of Object-Based Language Design,” ACM SIGPLAN Notices, vol. 22, no. 12, Proceedings of OOPSLA ’87, pp. 168–182, 1987.
J. C. Willis, S. A. Bailey, and R. Newschutz, “A Proposal for Minimally Extending VHDL to Achieve Data Encapsulation Late Binding and Multiple Inheritance,” Proceedings of VHDL International Users Forum Fall ’94 Conference, McLean. VA, pp. 5. 315. 38. 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer Science+Business Media New York
About this chapter
Cite this chapter
Ashenden, P.J., Wilsey, P.A., Martin, D.E. (2001). Suave: Object-Oriented and Genericity Extensions to VHDL for High-Level Modeling. In: Mermet, J. (eds) Electronic Chips & Systems Design Languages. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3326-6_5
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3326-6_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-4884-7
Online ISBN: 978-1-4757-3326-6
eBook Packages: Springer Book Archive