Abstract
A methodology for modifying VHDL descriptions is the core of this paper. Modifications are performed on general RTL descriptions composed of a mix of control and computation, that is, the typical type of description used for designing at the RT level. Such VHDL descriptions are automatically partitioned into a reference model composed of a controller driving a data-path. We call this transformation “VHDL restructuring”. A set of restructuring steps is presented aiming at partitioning any VHDL description while guaranteeing the semantic equivalence of the restructured description with the original one. The main motivation to restructuring is the identification and separation of the two parts (FSM+data-path) which can thus be analyzed by using “ad-hoc” synthesis, testability and design for testability algorithms. Promising preliminary results show that restructuring can sensibly impact on synthesis and testability depending on the size of the isolated control part.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
D.Gajiski, N.D.Dutt, A.O-H.Wu, S.Y-L.Lin, “High Level Synthesis — Introduction to Chip and System Design”, Kluwer Academic Publishers, 1992.
J.M.Bergé, “Specification of Target Domains and Examples”, Technical Report of Deliverable 1.1.A, Esprit Project 20616.
G.D. Hachtel, F. Somenzi, “Logic Synthesis and Verification Algorithms”, Kluwer Academic Publishers, 1996.
O.Coudert, J. C.Madre, “A Unified Framework for the Formal Verification of Sequential Circuits”, Proc. ICCAD, pp. 126–129, 1990.
G.D.Hachtel, J.K.Rho, F.Somenzi, R.Jacoby, “Exact and Heuristic Algorithms for the Minimization of Incompletely Specified State Machines”, Proc. European Conference on Design Automation, pp. 184–191, 1991.
T. Villa, A. Sangiovanni-Vincentelli, “NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations”, IEEE Transactions on CAD/ICAS, pp. 905–924, Vol. 9, 1990.
H. Cho, G.D. Hachtel, E. Macii, B. Plessier, F. Somenzi, “Algorithms for Approximate FSM Traversal Based on State Space Decomposition’, IEEE Transactions on CAD/ICAS, pp. 1465–1478, Vol. 15, No. 12, 1996.
M. Bombana, G. Buonanno, P. Cavalloro, F. Ferrandi, D. Sciuto, G. Zaza, “ALADIN: A Multilevel Testability Analyzer for VLSI System Design”, IEEE Transactions on VLSI Systems, Vol. 2, No. 2, pp. 157–171, 1994.
P.Vishakantaiah, J.Abraham, M.Abadir, “Automatic Test Knowledge Extraction from VHDL ATKET,” Proc. DAC, pp. 273–278, 1992.
A. Ghosh, S. Devadas, A.R. Newton, “Sequential Test Generation and Synthesis for Testability at the Register-Transfer and Logic Levels,” IEEE Transactions on CAD/ICAS, pp. 579–598, Vol. 12, 1993.
I. Pomeranz, S.M. Reddy, “On Achieving a Complete Fault Coverage for Sequential Machines”, IEEE Transactions on CAD/ICAS, pp. 378–386, Vol. 13, No. 3, 1994.
K.T. Cheng. D.D. Agrawal, “A Partial Scan Method for Sequential Circuits with Feedback”.“ IEEE Transactions on Computers, pp. 544–548, Vol. 39, No. 4, 1990.
LVS and GRAPHGEN Users’ Manual, LEDA, Meylan ( France ), March 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer Science+Business Media New York
About this chapter
Cite this chapter
Corvino, D., Epicoco, I., Ferrandi, F., Fummi, F., Sciuto, D. (2001). Automatic VHDL Restructuring for RTL Synthesis Optimization and Testability Improvement. In: Mermet, J. (eds) Electronic Chips & Systems Design Languages. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3326-6_19
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3326-6_19
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-4884-7
Online ISBN: 978-1-4757-3326-6
eBook Packages: Springer Book Archive