Abstract
In HDL synthesis at register transfer level (RTL), edge-triggered flip-flops are inferred to keep the consistence of the memory semantics between the target synthesized netlist and the original design written in hardware description language (HDL). Since typical synthesizers use ad hoc method to solve the flip-flop inference problem, either superfluous flip-flops or unreasonable limitations on coding style are necessary. Even worse, the ad hoc algorithms adopted by the typical synthesizers could incur the mismatches between synthesis and simulation. In this paper, we propose a uniform framework based on a concept called MC flip-flop to infer flip-flops systematically and correctly. Our approach does not impose limitations on coding style and does not infer superfluous flip-flops. Furthermore, it does not suffer from the mismatches between synthesis and simulation and can synthesize the HDL descriptions that cannot be synthesized by typical synthesizers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. J. Smith, HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog. Doone Publications.
IEEE, New York. VHDL Language Reference Manual, IEEE Standard 1076–1993, June 1994.
Verilog-XL Reference Manual, Cadence Design Systems Inc., 1991.
Design Compiler Family Reference Manual, Synopsys Inc., 1994.
HDL Compiler for Verilog Reference Manual Version 3.1a, Synopsys Inc., Mar. 1994.
H.-M. Lin, On HDL Synthesis at Register Transfer Level and Related Graph Theory, Ph. D. Thesis. Chiao Tung University, Taiwan, 2000.
H.-M. Lin and J.-Y. Jou, “Correct Latch Inference in HDL Synthesis,” 6 1 “ Asia Pacific Conference on Chip Design Languages, pp. 138–143, Oct. 1999.
H.-M. Lin and J.-Y. Jou, “On Tri-state Buffer Inference in HDL Synthesis,” IEEE International Symposium on Circuits and Systems,May. 2001. (to appear)
H.-M. Lin and J.-Y. Jou, “On Flip-flop Inference in HDL Synthesis,” International Conference on Chip Design Automation in 16 1 “ IFIP World Computer Congress, pp. 369376, Aug. 2000.
Aho, R. Sethi, and J. Ullman, Compilers: Principles, Techniques and Tools. AddisionWesley Publishing Company, 1986.
C. E. Leiserson and J. B. Saxe, “Retiming Synchronous Circuitry,” Algorithmica, Vol. 6, pp. 5–35, 1991.
V. Singhal, S. Malik and R. K. Brayton, “The Case for Retiming with Explicit Reset Circuitry,” International Conference on Computer-Aided Design, pp. 618–625, 1996.
K. Eckl, J. C. Madre, P. Zepter and C. Legl, “A Practical Approach to Multiple-Class retiming,” 36 1 “ Design Automation Conference, pp. 237–242, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer Science+Business Media New York
About this chapter
Cite this chapter
Lin, HM., Jou, JY. (2001). Title On Flip-flop Inference in HDL Synthesis. In: Ashenden, P.J., Mermet, J.P., Seepold, R. (eds) System-on-Chip Methodologies & Design Languages. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3281-8_10
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3281-8_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-4901-1
Online ISBN: 978-1-4757-3281-8
eBook Packages: Springer Book Archive