Skip to main content

Frequency Synthesis for Integrated Transceivers

  • Chapter
Analog Circuit Design

Abstract

With the recent increase in radio transceiver integration levels it has become feasible to use more complex frequency synthesizer structures. The use of a fractional-N synthesizer decouples the channel spacing from the choice of synthesizer reference frequency which enables much faster frequency hopping. Static moduli synthesizers have required complex spurious compensation methods, but recently, ΔΣ-dithered moduli fractional-N synthesizers have attracted a lot of attention as no analog spurious-compensation circuits are needed. Design equations for the analog parts of a ΔΣ-based synthesizer are presented together with a discussion on practical implementation aspects.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. H. Lee. The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge Univerity Press, Cambridge, 1998.

    Google Scholar 

  2. B. Razavi. RF Microelectronics. Prentice-Hall, Upper Saddle River, 1998.

    Google Scholar 

  3. James A. Crawford. Frequency Synthesizer Design Handbook. Artech House, Boston, 1994.

    Google Scholar 

  4. Donald R. Stephens. Phase-Locked Loops for Wireless Communications - digital and analog implementations. Kluwer, Boston, 1998.

    Google Scholar 

  5. Michael H. Perrot, Theodore Ltewksbury III, and Charles G. Sodini. A 27-mW CMOS Fractional-N Synthesizer Using Digital Compensation for 2.5-Mb/s GFSK Modulation. IEEE Journal of Solid State Circuits, 32 (12): 2048–2060, December 1997.

    Article  Google Scholar 

  6. W. F. Egan. Frequency Synthesis by Phase Lock. John Wiley, New York, 1981.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer Science+Business Media New York

About this chapter

Cite this chapter

Eikenbroek, JW., Mattisson, S. (2000). Frequency Synthesis for Integrated Transceivers. In: van de Plassche, R.J., Huijsing, J.H., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3198-9_16

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-3198-9_16

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5002-4

  • Online ISBN: 978-1-4757-3198-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics